

EN: This Datasheet is presented by the manufacturer.

Please visit our website for pricing and availability at www.hestore.hu.



Data sheet acquired from Harris Semiconductor

CMOS Dual 4-Stage Static Shift Register

With Serial Input/Parallel Output

High-Voltage Types (20-Volt Rating)

■ CD4015B consists of two identical, independent, 4-stage serial-input/paralleloutput registers. Each register has independent CLOCK and RESET inputs as well as a single serial DATA input. "Q" outputs are available from each of the four stages on both registers. All register stages are D-type, master-slave flip-flops. The logic level present at the DATA input is transferred into the first register stage and shifted over one stage at each positive-going clock transition. Resetting of all stages is accomplished by a high level on the reset line. Register expansion to 8 stages using one CD4015B package, or to more than 8 stages using additional CD4015B's is possible.

The CD4015B-series types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic package (E suffix), and in chip form (H suffix).

CD4015B Types

Features:

- Fully static operation
- 8 master-slave flip-flops plus input and output buffering
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Standardized, symmetrical output characteristics
- Maximum input current of 1 μA at 18 V over full package-temperature range;
 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) =


2 V at V_{DD} = 10 V

2.5 V at V_{DD} = 15 V


Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

Applications:

- Serial-input/parallel-output data queueing
- Serial to parallel data conversion
- General-purpose register



TERMINAL DIAGRAM






Fig. 1 - Logic diagram (1 register).

CD4015B Types

MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (VDD)
Voltages referenced to VSS Terminal)0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS0.5V to V _{DD} +0.5V
DC INPUT CURRENT, ANY ONE INPUT
POWER DISSIPATION PER PACKAGE (PD):
For T _A = -55°C to +100°C
For T _A = +100°C to +125°C Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
OPERATING-TEMPERATURE RANGE (TA)55°C to +125°C
STORAGE TEMPERATURE RANGE (Tstg)65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max +265°C

																		٠.																						
	AMI		Fa.	₹	₻	F	54	2	7	-	=	44	=	=	7	Ŧ		÷	-	=	4	-	П	7	T	۳	т	П	п	т	Ŧ	т	1	п	т	т	т	п	т	т
i	~	-	44	"	•	E.		4	5,		н.	ν	ď	L	١	٠,	R.	,,	æ	J				1	Ť	Ť	t	П	П	1	1	t	П	п	7	Ť	r	п	đ	Ť
1	ш	ш	┸	ш	٠.	1	ы	ш	_	1.	ш	t.	ш	ш	ш		1	1	1	L	ш	u	п	п	1	1	Ε	П	п	1	т	1	Г	п	т	т	г	п	т	т
	ш	п	т	П	1	Г	п	п	1	1	п	С			п	п	1	1	1	I	П	в	п	1	1	1	Г	D	п	1	т	Т	Г	п	1	т	п	п	п	I
Ē	ш	ш	L	П	1	Ł	u	ш	1	Г	L	ш		œ	ш	_	1	1	ı	L		0		п	1	1	Ι	п	п	1	1	1	г	П	п	1	г	п	п	т
1 =	_	П	1	П	T	L	П	п	4	T	П	Е		п	п	_	1	I	1	L	I,				1	1	L		а	1	1	L	ш	О	3	1	г		п	ж
11	ш	ч	4.	ч	4	٠.	ы	ч	4	1	ч	ы	ч	•	ч	4	4	4	4	L	Ц	Р	ц	ц	1	L	1	Ц	ц	4	1	L	L	Ц	4	1	L	ш	ц	1
14.	ш	н	4	н	-	1	н	н	4	+	н	Н	н	н	н	4	4	+	4	Į.	н	9	Ц	ц	4	1	1	ч	Ц	4	4	1	L	н	4	4	1	Ц	4	1
320	ж	₩	4	н	4	4-	ч	н	4	4	н	н	н	ч	н	4	4	4	4	₽	н	н	ч	4	4	+	4	н	н	4	+	4	4	н	4	4	1	ч	4	4
L-930	-	н	-	н	+	٠	н	н	_	٠.	_	ч	ч	ч	ч	4	_	4	٠.		н	ч	_	_	_	_	_	ш	ш	_	_	_	_	4	4	-	٠	-	-	-
15 30	нн	н	4	н	+	٠	н	r G		TI	E٠	٠1	ъ	۱-	9	o	и	RH	C.		w	ĎΙ	LI	Α	a	E	ť١	Se.		30	1	3	v	4	-	+	4.	н	-4	4
	нн	H	+	н	+	٠	н	١.	-		Ξ.	ı.	٠.		٠.	٠.	٠.			7					٦.	7	7		•	٠.		7	ř	н	4	+	٠	н	+	+
DUTPUT LOW (SINK) CURRENT	нн	H	+	H	+	t	н	H	+	t	н	н	н	н	+	+	+	±		۰	н	×	Ħ	-	+	t	٠	н	н	+	٠	٠	٠	н	+	+	٠	н	+	+
15	нн	H	+	н	+	۰	н	H	+	+	٠	н	н	н	н	=	٠	Ŧ	Ŧ	٠	н	-	н	4	+	٠	٠	н	н	+	٠	٠	٠	н	4	+	٠	н	+	+
. ₩ 25	нн	н	+	н	ተ	۰	H	н	+	+	٠	н	н	Ħ	и.	7	4	+	+	٠	н	н	н	-	+	۰	٠	н	н	+	٠	٠	٠	н	+	+	٠	н	*	ተ
1 E	m	m	1	rt	ተ	r	*1	H	4	٠	21	7	и	п	н	4	1	+	+	t	н	_	н	1	+	+	۰	Н	H	+	+	٠	۰	н	7	+	t	Н	7	+
15	ш	н	1	П	Ť	г	п	п	1	t	a	п	н	ī	т	┪	1	Ť	Ť	t	П	ī	П	П	1	٠	۲	Н	П	*	٠	t	t٠	н	4	**	t٦	М	ď	+
(R	\mathbf{H}	т	1	п	т	т	П	7	Ť	v	П	П	п	п	т	┪	7	+	1	t	П	ō	П	п	1	٠	т	Н	П	+	+	t	r	н	7	*	t	н	7	*
I ¥ 20	-	п	т	п	т	С		п	7	т	П				п	_	1	Ι	т	Е	п			_	1	т	т	n	п	Ŧ	Ť	т	г	п	T	Ť	r	п	T	-
15 20		п	т	а	т			7	а	Ι	П				п	п	1	Ι	т	Г	п			_	1	т	т			т	т	Σ	П	О	_	т	Г.	п	1	т
!=	ш	ш	1	ш	т	L	п	ш	I	Ι	Ц				п	п	1	1	1	L	П			_	1	1	L			1	1	Ι	Г	О	1	т	Г	п	1	т
15	ш	ш	Ľ	ш	L	Ľ	۰,	ш	1	I.	u	u		•	ш	ц	1	1	I	L	ш			_	ı	Ι	Е		Ξ	1	1	Ι	Е	0	_	I	L	П	л	1
1 60	ш	ц	1	ч	1	и	Ц	ц	4	1	ч	1	8			4	4	4	1	L	ц	ч	4	4	4	1	L	Ц	Ц	4	1	L	L	п	J	1.	L	П	ı	Æ
- 15	нн	н.		н	-44	ч	н	4	4	+	н	⊢	к	Э.	٧	4	4	4	4		н	ч	4	-4	4	4	₽.	н	ч	4	4	L	L	н	4	4	Į.	ч	4	4
1 = "	нн	н	٠	н	4	н	н	4	1	4	н	н	н	н	4	4	+	+	+	₽	н	н	4	4	+	+	+-	н	H	+	4	4	н	н	4	+	₽	Н	4	4
15	++	н	٠	и	+	н	ы	4	Ŧ	Ŧ	н	н	н	н	4	+	+	+	+	ŀ	н	н	4	4	4	+	₽	н	н	+	+	ļ.	н	н	+	+	₽	н	+	+
14	ж	н	ы	н		н	н	4	+	٠	н	Н	н	н	4	+	+	+	+	٠	н	Н	H	-	+	+	٠	н	н	+	+	۰	н	н	+	+	٠	н	+	+
I	нн	н	•	ы	4	н	н	+	+	+	н	н	н	н	4	+	+	+	٠	٠	H	н	4	4	+	٠	٠	н	H	+	+	٠	н	н	+	+	₽	н	+	+
<u>⊢</u> 0	ш	-	47	т	+	н	н	-	+	٠	н	н	н	н	-	-	+	+	٠	۰	н	н	+	4	+	۰	٠	н	H	+	+	۰	Н	н	+	+	۰	н	4	+
(3	m	ы	,	H	+	Н	н	7	•	٠	Н	н	н	п	7	7	+	+	٠	t	н	н	4	4	+	٠	+	н	н	+	+	۰	н	н	+	+	t	н	4	+
18-	ш	m	7	n	т	T	п	┱	Ŧ	Ť٦	п	п	п	n	7	**	۴	1	7	t	П	М	7	7	t	۰	+	н	H	+	+	۰	н	н	7	+	٢	н	7	+
! ⊨			т	П	+	П	п	7	T	т	п	п	п	п	7	ℸ	7	1	1	r		п	1	7	4	Ť	Ť	М	7	*	ተ	۰	11	М	7	+	r	н	1	+
18 5		п	1	п	- 4	i١	/1	п	т	Г	п	О	п	п	п	т	т	т	т	Г		m	п	7	т	T	т	П	п	T	т	г	П	п	T	т	г	п	т	т
10 2		ΠĪ	Т	П	-		: 1	Ī	Τ	Т	П				7	T	1	Ť	1	Г		П	ď	Ť	7	Ι	Т	П	ď	1	Ť	г	Г	П	Ť	т	П	п	1	т
1		Ц	и		т	П	D	1	1	r	D	О	a	o	1	1	1	1	Τ	ľ	U		₫	7	T	Т	Г	D	◨	1	t	Г	Г	а	1	Ť	Г	口	I	I
	K D	4	T	ц	т	Г	Ľ	1	1	r	п	Ц	u	О	1	1	1	1	1	Ľ	П	П	П	1	1	Г	L	П	Ц	1	1	Ľ	U	О	_[1	L	П	_	1
ì		ц	r	ц	4	Ц	н	4	4	1	П	Ц	ш	ц	4	J	1	1	r	Ľ	Ц	Ц	Ц	1	1	Ľ	Г	u	Ц	1	1	Ľ	U	ш	1	1	Ľ	Ц	_	1
		ц	_	ц	1	L	ш	J	1	1	ш	U	ш	ш		1	1	1	1	ш	L	u	П	.1	1	C	Г	U		1	1	L	U	П	1	1	Ľ	Ц	_	-
	•						5								Ķ	•								15	i															
				c	R	A	IN	۱-	T	٥.	-5	×	×	H	tC	Έ		٧	OI	ú	Α	G	E	ť	۷	25	:)	_	٠	f										

Fig. 2 - Typical output low (sink) current characteristics

RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}$ C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	•	V _{DD}	LIN	UNITS	
	<u> </u>	(V)	Min.	Max.	
Supply-Voltage Range (For TA Temperature Range)	= Full Package-		3	18	V
Clock Pulse Width,	t _W CL	5 10 15	180 80 50		ns
Clock Rise and Fall Time,	t _r CL, t _f CL	5 10 15		15 6 2	μs
Clock Input Frequency,	fCL	5 10 15	DC	3 6 8.5	MHz
Data Setup Time,	^t SU	5 10 15	70 40 30	- - 	ne
Reset Pulse Width,	t _W R	5 10 15	200 80 60	-	ns





Fig. 3 — Minimum output low (sink) current characteristics.



g. 4 — Typical output high (source) current characteristics.




Fig. 5 — Minimum output high (source) current characteristics.




Fig. 6 — Typical transition time as a function of load capacitance.





Fig. 7 — Typical propagation delay time as a function of load-capacitance.

CD4015B Types

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	COND	HOITION	IS	LIMITS AT INDICATED TEMPERATURES (°C)										
ISTIC	Vo	VIN	VDD	-55	-40	+85	+125	Min.	+25	Max.	UNITS			
	(V)	(V)	(V)						Тур.					
Quiescent Device		0,5	5	5	5	150	150		0.04	5	ДА ДА			
Current,	-	0,10	10	10	10	300	300	_	0.04	10				
IDD Wax.		0,15	15	20	20	600	600		- 0.04	20	[
	-	0,20	20	100	100	3000	3000	-	0.08	100				
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1					
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	_	- 1			
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-				
Output High (Source) Current,	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	_	mA			
	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-				
	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	<u> </u>	1			
IOH Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8		[
Output Voltage:	-	0,5	5		. 0	.05		-	0	0.05				
Low-Level, VOL Max.		0,10	10		0	.05		-	0	0.05				
AOF Max.		0,15	15	1	0	.05	•	-	0	0.05				
Output Voltage:	-	0,5	5		4	.95		4.95	5	-	1 '			
High-Level,		0,10	10		9	.95		9.95	10	-				
VOH Min.	_	0,15	15		14	.95		14.95	15	-				
Input Low	0.5, 4.5	_	5		1	.5		_	_	1.5				
Voltage,	1,9	_,	10		-	3		_	_	3				
VIL Max.	1.5,13.5	_	15			4			_	4	١			
Input High	0.5, 4.5	0.5, 4.5 - 5 3.5						3.5	_		٧			
Voltage,	1, 9	_	10			7		7	_	_				
VIH Min.	1.5,13.5		15			11		11		_				
Input Current IIN Max.	_	0,18	18	±0.1	±0.1	±1	±1	-	±10 ⁻⁵	±0.1	μΑ			



Photograph of Chip Layout for CD4015B.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10⁻³ inch).

DYNAMIC ELECTRICAL CHARACTERISTICS at TA = 25°C, Input ti, ti = 20 ns, $C_{\rm L}$ = 50 pF, $R_{\rm L}$ = 200 $k\Omega$

CHARACTERISTIC	TEST CONDITIONS		UNITS		
CHARACTERISTIC	V _{DD} (V)	MIN.	TYP.	MAX.	UNITS
CLOCKED OPERATION					·
Propagation Delay Time,	5		160	320	
T _{PHL} , T _{PLH}	10	_	80	160	
	15	_	60	120	
	5	_	100	200	
Transition Time, t _{THL} , t _{TLH}	10	_	50	100	ns
	15	_	40	80	
Minimum Clock Pulse	5	_	90	180	1
Width, twCL	10	_	40	80	1
	15	—	25	50	
Clock Rise and Fall Time,	5		_	15	
t _r CL, t _f CL*	10	_		6	μs
	15		l –	2	
Minimum Data Setup Time,	5		35	70	
tSU	10		20	40	
<u> </u>	- 15		15	30 -	
	5	_	-	0	ns
Minimum Data Hold Time, t _H	10	_	–	0	
	15	_		0	
Maximum Clock Input	5	3	6	_	
Frequency, f _{CL}	10	6	12	_	MHz
	15	8.5	17		
Input Capacitance, C _{IN}	Any Input	_	5	7.5	pF
RESET OPERATION				•	
Propagation Delay Time,	5	_	200	400	
TPHL, TPLH	10		100	200	
	15	_	80	160	
Minimum Reset Pulse Width,	5	_	100	200	ns
twR	10	_	40	80	
	15	-	30	60	

^{*}If more than one unit is cascaded t_iCL should be made less than or equal to the sum of the transition time and the fixed propagation delay of the output of the driving stage for the estimated capacitive load.




Fig. 8 - Typical power dissipation as a function of frequency.




Fig. 9 - Power dissipation test circuit.





Fig. 10 - Quiescent device current test



CD4015B Types

Fig. 11 - Input voltage test circuit.




Fig. 12 - Input current test circuit.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated