

EN: This Datasheet is presented by the manufacturer.

Please visit our website for pricing and availability at <u>www.hestore.hu</u>.



SCHS030

CMOS Ripple-Carry Binary Counter/Dividers

High-Voltage Types (20-Volt Rating)

CD4020B - 14 Stage CD4024B - 7 Stage CD4040B - 12 Stage

■ CD4020B, CD4024B, and CD4040B are ripple-carry binary counters. All counter stages are master-slave flip-flops. The state of a counter advances one count on the negative transition of each input pulse; a high level on the RESET line resets the counter to its all zeros state. Schmitt trigger action on the input-pulse line permits unlimited rise and fall times. All inputs and outputs are buffered.

The CD4020B and CD4040B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), 16lead ceramic flat packages (K suffix), and in chip form (H suffix).

The CD4024B types are supplied in 14-lead hermetic dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

- Medium-speed operation
- **Fully static operation**
- Buffered inputs and outputs
- 100% tested for quiescent current at 20 V
- Standardized, symmetrical output characteristics
- Fully static operation
- Common reset

ture range):


- 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1 μA at 18 V over full package-temperature range;
 100 nA at 18 V and 25°C
- Noise margin (over full package-tempera-

1 V at $V_{DD} = 5 V$ 2 V at $V_{DD} = 10 V$ 2.5 V at $V_{DD} = 15 V$


Meets all requirements of JEDEC Tentative Standard No. 138, "Standard Specifications for Description of 'B' Series CMOS Devices"


Applications:

Control counters
Frequency dividers
Timers
Time-delay circuits




CD4020B, CD4024B, CD4040B Types







MAXIMUM RATINGS, Absolute-Maximum Values:					14 A.
DC SUPPLY-VOLTAGE RANGE, (VDD)		· · · ·			
Voltages referenced to V _{SS} Terminal)				-0 .	5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS				0.5V to	VDD +0.5V
DC INPUT CURRENT, ANY ONE INPUT					±10mA
POWER DISSIPATION PER PACKAGE (PD):		1999 (B. 1997) 1997 - 1997 - 1997 (B. 1997) 1997 - 1997 - 1997 (B. 1997)	19.1		
			35		<u> </u>
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$	كالإيداد وأخرد ويراده				500mW
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$ For $T_A = +100^{\circ}C$ to $+125^{\circ}C$	·····	Derate	.inearity al	12mW/ºC	500mW
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$ For $T_A = +100^{\circ}C$ to $+125^{\circ}C$ DEVICE DISSIPATION PER OUTPUT TRANSISTOR	••••••	Derate	Linearity al	12mW/ºC	500mW to 200mW
For $T_A = +100^{\circ}C$ to $+125^{\circ}C$		Derate	Lineářity al	12mW/0C	to 200mW
For $T_A = +100^{\circ}C$ to $+125^{\circ}C$ DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR $T_A =$ FULL PACKAGE-TEMPERATURE RANG	E (All Package	Types)	Linearity at	12mW/ºC	to 200mW
For $T_A = +100^{\circ}C$ to $+125^{\circ}C$ DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR $T_A =$ FULL PACKAGE-TEMPERATURE RANG OPERATING-TEMPERATURE RANGE (T_A)	E (All Package	Types)	Linearity al	12mW/ ^o C	to 200mW 100mW to +125 ^o C
For $T_A = +100^{\circ}C$ to $+125^{\circ}C$ DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR $T_A =$ FULL PACKAGE-TEMPERATURE RANG	E (All Package	Types)	Linearity al	12mW/ ^o C	to 200mW 100mW to +125 ^o C










.


CD4020B, CD4024B, CD4040B Types


RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}$ C, Unless Otherwise Specified

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:


CHARACTERISTIC	V _{DD}	Min.	Max.	UNITS	
Supply Voltage Range (at T _A = Ful Temperature Range)		3	18	V	
Input-Pulse Frequency,	fφ	5 10 15		3.5 8 12	MHz
Input-Pulse Width,	tw	5 10 15	140 60 40		ns
Input-Pulse Rise or Fall Time, ^t rø ^{, t} fø		5 10 15	Unlimited		μs
Reset Pulse Width,	tw	5 10 15	200 80 60	_	ns
Reset Removal Time,	tREM	5 10 15	350 150 100	_	ns







ON FIRST STAGE ONLY 9205-290508 Fig. 4 - Detail of typical flip-flop stage. DIENT TEMPERATURE (TA)= 25 "C 30 DRAIN-TO-SOURCE VOLTAGE (VDS)-V Fig. 5 - Typical output low (sink) current characteristics. 3 č TO-SOURCE VOLTAGE (VDS) 9205-2431984 - Minimum output low (sink) current Fig. 6 characteristics.




tright

CD4020B, CD4024B, CD4040B Types

4

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-					LIMITS AT INDICATED TEMPERATURES (°C)						
ISTIC	Vo	VIN	VDD						+25		
	(V)	(V)	(V)	-55	-40	+85	+125	Min,	Тур.	Max.	
Quiescent Device		0,5	5	5	5	150	150	<u> </u>	0.04	5	μΑ
Current,	_	0,10	10	10	10	300	300	-	0.04	10	
IDD Max.	-	0,15	15	20	20	600	600	-	0.04	20	
	1	0,20	20	100	100	3000	3000		0.08	100	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1.	-	
(Sink) Current	0.5	0,10	10	1.6	1.5	.1.1	0.9	1.3	2.6		
IOL Min.	1.5	0,15	15.	4.2	4	2.8	2.4	34	6.8	- ;	
Output High	4.6	0,5	. 5 -	-0.64	-0.61	-0.42	-0.36	-0.51	1	-	mA
(Source)	2.5	0,5	5	2	-1.8	-1.3	-1.15	-1.6	-3.2	-	<u>1</u> .
Current, IOH Min.	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9 [.]	-1.3	-2.6	-	
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-	
Output Voltage:		0,5	5	0.05					0.	0.05	
Low-Level, VOL Max.	_	0,10	10	0,05				-	0	0.05	-
VUL max.	-	0,15	15	0.05				-	0	0.05	
Output Voltage:	· •	0,5	5	4.95				4.95	5	-	• •
High-Level,	-	0,10	10	9.95				9.95	10	-	
VOH Min.	-	0,15	15	14.95				14.95	15	-	
Input Low Voltage, VIL Max.	0.5, 4.5	-	5	1.5				-	-	1.5	
	1, 9	<u> </u>	10	3				-	-	3	
	1.5,13.5	-	15	4				-	—	4	
Input High	0.5, 4.5	_	5	3.5			3.5	— · ·		V	
Voltage,	1, 9	-	10	7				7		_	
VIH Min.	1.5,13.5	_ ·	-15			11		11	- 1	-	
Input Current IIN Max.	-	0,18	18	±0.1	±0.1	±1	±1	-	±10-5	±0.1	μA








Fig. 9 - Typical transition time as a function of load capacitance.

. ж



Dimensions and Ped Layout for CD4020BH. Dimensions and ped layout for CD4040BH are identical.


Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch) .



and the state of the second second second

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}$ C, Input t_r , $t_f = 20 \text{ ns}$, C_L = 50 pF, R_L = 200 k Ω

			LIMITS				
CHARACTERISTIC	TEST CONDITIONS	V _{DD} (V)	Min.	Тур.	Max.	UNITS	
Input-Pulse Operation	•	· · · · ·			· · · · ·	<u>.</u> .	
Propagation Delay Time, ϕ to Q ₁ Out; tpHL, tpLH		5	-	180	360		
		10	. - '	80	160	ns	
		15	-	65	130		
$0 \rightarrow 0 \rightarrow 1$		5	_	100	330		
Q _n to Q _n + 1; ^t PHL ^{, t} PLH		10	_	40	80	ns	
		15	-	30	60		
Transition Time,		5		100	200		
^t THL ^{, t} TLH		10	-	50	100	ns	
		15	-	40	80		
		5		70	140		
Minimum Input-Pulse Width, t _W		10	-	30	60	ns	
		15	-	20	40		
		5					
Input-Pulse Rise or Fall		10	ι	μs			
Time, t _r ø, t _f ø		15					
Maximum Input-Pulse		5	3.5	7	_		
Frequency, f _d		10	8	16		MHz	
· · · · · · · · · · · · · · · · · · ·		15	12	24	-]	
Input Capacitance, C ₁	Any Input		-	5	7.5	p۴	
Reset Operation							
Propagation Delay Time, tpHL		5	_	140	280		
		10	-	60	120	ns	
		15	-	50	100		
Minimum Reset Pulse Width, t _W		5	_	100	200		
		10	. –	40	80	ns	
		15	. —	30	60	[
Reset Removal Time,		5		175	350		
^t REM		10	-	75	150	ns	
		15	-	50	100		








Fig. 12 - Dynamic power dissipation test circuit for CD4020B.





Voc OUTPUTS INPUTS Vss TEST ANY COMBINATION OF INPUTS 92CS-27441R1



Fig. 15 - Input current test circuit.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated