

EN: This Datasheet is presented by the manufacturer.

Please visit our website for pricing and availability at www.hestore.hu.



# **CMOS Dual Up-Counters**

High-Voltage Types (20-Volt Rating)

#### CD4518B Dual BCD Up-Counter CD4520B Dual Binary Up-Counter

■ CD4518 Dual BCD Up-Counter and CD4520 Dual Binary Up-Counter each consist of two identical, internally synchronous 4-stage counters. The counter stages are D-type flip-flops having interchangeable CLOCK and ENABLE lines for incrementing on either the positive-going or negative-going transition. For single-unit operation the ENABLE input is maintained high and the counter advances on each positive-going transition of the CLOCK. The counters are cleared by high levels on their RESET lines.

The counter can be cascaded in the ripple mode by connecting Q4 to the enable input of the subsequent counter while the CLOCK input of the latter is held low.


The CD4518B and CD4520B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:

- Medium-speed operation -
  - 6-MHz typical clock frequency at 10 V
- Positive- or negative-edge triggering
- Synchronous internal carry propagation
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin(over full package-temperature range):  $1 \text{ V at V}_{DD} = 5 \text{ V}$

2 V at V<sub>DD</sub> = 10 V

- 2.5 V at V<sub>DD</sub> = 15 V
- 5-V, 10-V, and 15-V parametric ratings
- Standardized, symmetrical output Characteristics
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"



#### Applications:


- Multistage synchronous counting
- Multistage ripple counting
- Frequency dividers

#### **TRUTH TABLE**

CLOCK	ENABLE	RESET	ACTION
\	1	0	Increment Counter
0	~	0	Increment Counter
7	х	0	No Change
Х		0	No Change
	0	0	No Change
1	7	0	No Change
Х	х	1	Q1 thru Q4 = 0

X = Don't Care

0 ≡ Low State






Fig. 1 - Typical output low (sink) current characteristics.





Fig. 2 - Minimum output low (sink) current characteristics.



#### CD4518B, CD4520B **TERMINAL ASSIGNMENT**




Fig. 3 - Typical output high (source) current

### STATIC ELECTRICAL CHARACTERISTICS

CHARACTER- ISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)						UNITS	
	٧o	VIN	VDD					+25			UNI 15
	(V)	(V)	(V)	-55	<b>-40</b>	+85	+125	Min.	Тур.	Max.	
Quiescent Device Current,		0,5	5	5	5	150	150	-	0.04	5	μÀ
		0,10	10	10	10	300	300	-	0.04	10	
IDD Max.	-	0,15	15	20	20	600	600	-	0.04	20	
#*	-	0,20	20	100	100	3000	3000	-	0.08	100	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-	
(Sink) Current IOL Min.	0.5	0,10	10	1.6	1.5	1.1	.0.9	1.3	2.6	-	
	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8	-	
Output High	4.6	0,5	5	-0.64	0.61	0.42	-0.36	-0.51	-1	-	mA
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	
Current, IOH Min.	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-	
10H IIIII.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8		
Output Voltage:	_	0,5	5	0.05				0	0.05	V	
Low-Level, VOL Max.	-	0,10	10	0.05				_	0		0.05
VOL max.	-	0,15	15	0.05					0		0.05
Output Voltage:	`-	0,5	5	4.95			4.95	5	-		
High-Level,		0,10	<b>∞10</b>	9.95				9.95	10		-
VOH Min.	-	0,15	15	14.95				14.95	15		-
Input Low Voltage, VIL Max.	0.5, 4.5	-	5	1.5			_	-	1.5	, i	
	1, 9	_	10	3				_		3	
	1.5,13.5	_	15	4			-	_	4	V	
Input High Voltage, VIH Min.	0.5, 4.5	_	5	3.5			3.5	-	_	v	
	1, 9		10	7 .				7			
	1.5,13.5	-	15	11			11		_		
Input Current IJN Max.	_	0,18	18	±0.1	±0.1	±1	±1	1	±10 <sup>-5</sup>	±0.1	μА




Fig. 4 — Minimum output high (source) current characteristics.




Fig. 5 — Typical propagation delay vs. load capacitance, clock or enable to output.




Fig. 6 — Typical propagation delay time vs. load capacitance, reset to output.




Fig. 7 — Typical transition time vs. load capacitance.




Fig. 8 — Typical maximum-clock-frequency vs. supply voltage.




Fig. 9 — Typical power dissipation characteristics.

RECOMMENDED OPERATING CONDITIONS at  $T_A = 25^{\circ}$ C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	V <sub>DD</sub>	LII	UNITS	
	(V)		Max.	1
Supply Voltage Range (For TA=Full Package- Temperature Range)		3	18	V
	5	400	· -	
Enable Pulse Width, t <sub>W</sub>	10	200	<b>-</b> .	ns
	15	140		
	5	200	-	
Clock Pulse Width, tw	10	100		ns
	15	70	. =	
·	5	•	1.5	
Clock Input Frequency, fCL	10	dc	3	MHz
	15		4	
Clock Rise or Fall Time, t <sub>r</sub> CL or t <sub>f</sub> CL:	5 10 15		15 5 5	μs
	5	250	-	
Reset Pulse Width, tw	10	110		ns
	15	80		

# DYNAMIC ELECTRICAL CHARACTERISTICS at TA=25°C; Input tr,tr=20 ns, CL=50 pF, RL=200 K $\Omega$

CHARACTERISTIC	TEST CONDITIONS		ı	IMIT	UNITS	
		V <sub>DD</sub>	Min.	Тур.	Max.	
Propagation Delay Time, tpHL, tpLH: Clock or Enable to Output		5 10 15	-	280 115 80	560 230 160	
Reset to Output		5 10 15		330 130 90	650 225 170	ns
Transition Time, t <sub>THL</sub> , t <sub>TLH</sub>		5 10 15	1 7 -	100 50 40	200 100 80	ns
Maximum Clock Input Frequency, fCL		5 10 15	1.5 3 4	3 6 8		MHz
Minimum Clock Pulse Width, tW		5 10 15		100 50 35	200 100 70	ns
Clock Rise or Fall Time, t <sub>r</sub> or t <sub>f</sub> :		5 10, 15	_	1 1	15 5	μς
Minimum Reset Pulse Width, tw		5 10 15	-	125 55 40	250 110 80	ns
Minimum Enable Pulse Width, tw	e e	5 10 15	_	200 100 70	400 200 140	ns
Input Capacitance, C <sub>IN</sub>	Any Input			5	7.5	ρF




Fig. 10 - Dynamic power dissipation.




Fig. 11 - Input voltage.




Fig. 12 — Quiescent device current test circuit.





Fig. 13 — Input leakage-current test orcuit.









Fig. 17 - Ripple cascading of four counters with positive edge triggering.



 ${\it Fig. 18-Synchronous\ cascading\ of\ four\ binary\ counters\ with\ negative\ edge\ triggering.}$ 



Dimensions and pad layout for CD4518BH chip.



Dimensions and pad layout for CD45208H chip.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3} \, \text{inch})$ .

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated