

EN: This Datasheet is presented by the manufacturer.

Please visit our website for pricing and availability at <u>www.hestore.hu</u>.



Data sheet acquired from Harris Semiconductor SCHS187C

January 1998 - Revised July 2003

Features

- Common Latch-Enable Control
- Common Three-State Output Enable Control
- Buffered Inputs
- Three-State Outputs
- Bus Line Driving Capacity
- Typical Propagation Delay = 13ns at V_{CC} = 5V, $C_L = 15 pF$, $T_A = 25^{\circ}C$ (Data to Output)
- Fanout (Over Temperature Range)
 - Standard Outputs 10 LSTTL Loads
 - Bus Driver Outputs 15 LSTTL Loads
- Wide Operating Temperature Range ... -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
 - 2V to 6V Operation
 - High Noise Immunity: NIL = 30%, NIH = 30% of V_{CC} at $V_{CC} = 5V$
- HCT Types
 - 4.5V to 5.5V Operation
 - Direct LSTTL Input Logic Compatibility, $V_{IL} = 0.8V (Max), V_{IH} = 2V (Min)$
 - CMOS Input Compatibility, $I_I \leq 1\mu A$ at V_{OI} , V_{OH}

CD54/74HC533, CD54/74HCT533, CD54/74HC563, CD74HCT563

High-Speed CMOS Logic Octal Inverting Transparent Latch, Three-State Outputs

Description

The 'HC533, 'HCT533, 'HC563, and CD74HCT563 are high-speed Octal Transparent Latches manufactured with silicon gate CMOS technology. They possess the low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LSTTL devices.


The outputs are transparent to the inputs when the latch enable (\overline{LE}) is high. When the latch enable (\overline{LE}) goes low the data is latched. The output enable (\overline{OE}) controls the three-state outputs. When the output enable (\overline{OE}) is high the outputs are in the high impedance state. The latch operation is independent of the state of the output enable.

The 'HC533 and 'HCT533 are identical in function to the 'HC563 and CD74HCT563 but have different pinouts. The 'HC533 and 'HCT533 are similar to the 'HC373 and 'HCT373; the latter are non-inverting types.


Ordering Information

PART NUMBER	TEMP. RANGE (^o C)	PACKAGE
CD54HC533F3A	-55 to 125	20 Ld CERDIP
CD54HC563F3A	-55 to 125	20 Ld CERDIP
CD54HCT533F3A	-55 to 125	20 Ld CERDIP
CD74HC533E	-55 to 125	20 Ld PDIP
CD74HC563E	-55 to 125	20 Ld PDIP
CD74HC563M	-55 to 125	20 Ld SOIC
CD74HCT533E	-55 to 125	20 Ld PDIP
CD74HCT563E	-55 to 125	20 Ld PDIP
CD74HCT563M	-55 to 125	20 Ld SOIC

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. Copyright © 2003, Texas Instruments Incorporated



Functional Block Diagram



TRUTH TABLE

OUTPUT ENABLE	LATCH ENABLE	DATA	Q OUTPUT
L	Н	Н	L
L	Н	L	н
L	L	l	Н
L	L	h	L
Н	Х	Х	Z

H = High Voltage Level, L = Low Voltage Level, X = Don't Care, Z = High Impedance State, I = Low voltage level one set-up time prior to the high to low latch enable transition, h = High voltage level one set-up time prior to the high to low latch enable transition.

Absolute Maximum Ratings

DC Supply Voltage, V _{CC} 0.5V to 7V DC Input Diode Current, I _{IK}
For $V_{l} < -0.5V$ or $V_{l} > V_{CC} + 0.5V$ ±20mA
DC Output Diode Current, I _{OK}
For $V_0 < -0.5V$ or $V_0 > V_{CC} + 0.5V$
DC Drain Current, per Output, IO
For -0.5V < V _O < V _{CC} + 0.5V±35mA
DC Output Source or Sink Current per Output Pin, IO
For $V_0 > -0.5V$ or $V_0 < V_{CC} + 0.5V$ ±25mA
DC V _{CC} or Ground Current, I _{CC} ±50mA

Operating Conditions

Temperature Range, T _A
Supply Voltage Range, V _{CC}
HC Types
HCT Types4.5V to 5.5V
DC Input or Output Voltage, VI, VO 0V to VCC
Input Rise and Fall Time
2V
4.5V 500ns (Max)
6V

Thermal Information

Thermal Resistance (Typical, Note 1)	θ _{JA} (^o C/W)
E (PDIP) Package	. 69
M (SOIC) Package	. 58
Maximum Junction Temperature	150 ⁰ C
Maximum Storage Temperature Range	65 ^o C to 150 ^o C
Maximum Lead Temperature (Soldering 10s)	300 ⁰ C
(SOIC - Lead Tips Only)	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. The package thermal impedance is calculated in accordance with JESD 51-7.

DC Electrical Specifications

			ST ITIONS			25 ⁰ C		-40°C TO 85°C		-55°C T	O 125 ⁰ C	
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
HC TYPES												
High Level Input	VIH	-	-	2	1.5	-	-	1.5	-	1.5	-	V
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V
				6	4.2	-	-	4.2	-	4.2	-	V
Low Level Input	VIL	-	-	2	-	-	0.5	-	0.5	-	0.5	V
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V
				6	-	-	1.8	-	1.8	-	1.8	V
High Level Output	V _{OH}	V _{IH} or	-0.02	2	1.9	-	-	1.9	-	1.9	-	V
Voltage CMOS Loads		VIL	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
			-0.02	6	5.9	-	-	5.9	-	5.9	-	V
High Level Output			-6	4.5	3.98	-	-	3.84	-	3.7	-	V
Voltage TTL Loads			-7.8	6	5.48	-	-	5.34	-	5.2	-	V
Low Level Output	V _{OL}		0.02	2	-	-	0.1	-	0.1	-	0.1	V
Voltage CMOS Loads		V_{IL}	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
			0.02	6	-	-	0.1	-	0.1	-	0.1	V
Low Level Output			6	4.5	-	-	0.26	-	0.33	-	0.4	V
Voltage TTL Loads			7.8	6	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	lı	V _{CC} or GND	-	6	-	-	±0.1	-	±1	-	±1	μA
Quiescent Device Current	Icc	V _{CC} or GND	0	6	-	-	8	-	80	-	160	μA

CD54/74HC533, CD54/74HCT533, CD54/74HC563, CD74HCT563

		TEST CONDITIONS			25 ⁰ C			-40 ⁰ C TO 85 ⁰ C		-55°C TO 125°C		
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Three-State Leakage Current	-	V _{IL} or V _{IH}	V _O = V _{CC} or GND	6	-	-	±0.5	-	±5	-	±10	μA
HCT TYPES									•	•		
High Level Input Voltage	VIH	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	V _{IL}	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	V _{OH}	V _{IH} or V _{IL}	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-6	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V _{OL}	V _{IH} or V _{IL}	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			6	4.5	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	lı	V _{CC} to GND	-	5.5	-	-	±0.1	-	±1	-	±1	μΑ
Quiescent Device Current	Icc	V _{CC} or GND	0	5.5	-	-	8	-	80	-	160	μΑ
Three-State Leakage Current	-	V _{IL} or V _{IH}	V _O = V _{CC} or GND	5.5	-	-	±0.5	-	±5	-	±10	μA
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	ΔI _{CC} (Note 2)	V _{CC} -2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	μA

NOTE:

2. For dual-supply systems theoretical worst case (V_I = 2.4V, V_{CC} = 5.5V) specification is 1.8mA.

HCT Input Loading Table

INPUT	UNIT LOADS
D0 - D7	0.15
LE	0.30
ŌĒ	0.55

NOTE: Unit Load is ΔI_{CC} limit specified in DC Electrical Specifications table, e.g., 360µA max at 25°C.

CD54/74HC533, CD54/74HCT533, CD54/74HC563, CD74HCT563

Prerequisite For Switching Specifications

		TEST	v _{cc}		25 ⁰ C		-40 ⁰ C T	O 85 ⁰ C	-55°C T	O 125 ⁰ C		
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	МАХ	MIN	MAX	MIN	MAX	UNITS	
HC TYPES												
LE Pulse Width	t _W	-	2	80	-	-	100	-	120	-	ns	
			4.5	16	-	-	20	-	24	-	ns	
			6	14	-	-	17	-	20	-	ns	
Set-up Time Data to LE	ts∪	-	2	50	-	-	65	-	75	-	ns	
				4.5	10	-	-	13	-	15	-	ns
			6	9	-	-	11	-	13	-	ns	
Hold Time, Data to $\overline{\text{LE}}$	t _H	-	2	35	-	-	45	-	55	-	ns	
(533)			4.5	7	-	-	9	-	11	-	ns	
			6	6	-	-	8	-	7	-	ns	
Hold Time, Data to $\overline{\text{LE}}$	t _H	-	2	4	-	-	4	-	4	-	ns	
(563)			4.5	4	-	-	4	-	4	-	ns	
			6	4	-	-	4	-	4	-	ns	
HCT TYPES	•	•							•			
LE Pulse Width	t _w	-	4.5	16	-	-	20	-	24	-	ns	
Set-up Time Data to LE	tw	-	4.5	10	-	-	13	-	15	-	ns	
Hold Time, Data to $\overline{\text{LE}}$ (533)	t _H	-	4.5	8	-	-	10	-	12	-	ns	
Hold Time, Data to $\overline{\text{LE}}$ (563)	t _H	-	4.5	5	-	-	5	-	5	-	ns	

Switching Specifications Input t_r, t_f = 6ns

		TEST		25	°C	-40 ⁰ C TO 85 ⁰ C	-55°C TO 125°C	
PARAMETER			МАХ	МАХ	MAX			
HC TYPES								
Propagation Delay,	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	165	205	250	ns
Data to Qn (HC533)			4.5	-	33	41	50	ns
х <i>у</i>			6	-	28	35	43	ns
		C _L = 15pF	5	13	-	-	-	ns
Propagation Delay, Data to Qn (HC563)	^t PLH, ^t PHL	C _L = 50pF	2	-	150	190	225	ns
			4.5	-	30	38	45	ns
			6	-	26	33	38	ns
		C _L = 15pF	5	12	-	-	-	ns
Propagation Delay,	^t PLH, ^t PHL	C _L = 50pF	2	-	175	220	265	ns
LE to Qn (HC533)			4.5	-	35	44	53	ns
()			6	-	30	37	45	ns
		C _L = 15pF	5	14	-	-	-	ns
Propagation Delay,	^t PLH, ^t PHL	C _L = 50pF	2	-	165	205	250	ns
LE to Qn (HC563)			4.5	-	33	41	50	ns
(6	-	28	35	43	ns
		C _L = 15pF	5	13	-	- 1	-	ns


		TEST		25	5°C	-40 ⁰ C TO 85 ⁰ C	-55°C TO 125 [°] C		
PARAMETER	SYMBOL	CONDITIONS	V _{CC} (V)	TYP	MAX	МАХ	MAX		
Enable Times	t _{PZH} , t _{PZL}	C _L = 50pF	2	-	150	190	225	ns	
(HC533)			4.5	-	30	38	45	ns	
			6	-	26	33	38	ns	
		C _L = 15pF	5	12	-	-	-	ns	
Disable Times	tPHZ, tPLZ	C _L = 50pF	2	-	150	190	225	ns	
(HC533)			4.5	-	30	38	45	ns	
			6	-	26	33	38	ns	
		C _L = 15pF	5	12	-	-	-	ns	
Enable and Disable Times	^t PZH, ^t PZL,	C _L = 50pF	2	-	150	190	225	ns	
(HC563)	^t PHZ, ^t PLZ		4.5	-	30	38	45	ns	
			6	-	26	33	38	ns	
		C _L = 15pF	5	12	-	-	-	ns	
Input Capacitance	Cl	-	-	-	10	10	10	pF	
Three-State Output Capacitance	C _O	-	-	-	20	20	20	pF	
Power Dissipation Capacitance (Notes 3, 4)	C _{PD}	-	5	42	-	-	-	pF	
HCT TYPES									
Propagation Delay, Data to Qn	tPLH, tPHL	C _L = 50pF	4.5	-	34	43	51	ns	
(HC/HCT533)		C _L = 15pF	5	14	-	-	-	ns	
Propagation Delay,	t _{PLH} , t _{PHL}	C _L = 50pF	4.5	-	30	38	45	ns	
Data to Qn (HC/HCT563)		C _L = 15pF	5	12	-	-	-	ns	
Propagation Delay,	t _{PLH} , t _{PHL}	C _L = 50pF	4.5	-	38	48	57	ns	
LE to Qn (HC/HCT533)		C _L = 15pF	5	16	-	-	-	ns	
Propagation Delay,	t _{PZL} , t _{PZH}	C _L = 50pF	4.5	-	35	44	53	ns	
LE to Qn (HC/HCT563)		C _L = 15pF	5	14	-	-	-	ns	
Enable Times	t _{PLZ} , t _{PZH}	C _L = 50pF	4.5	-	35	44	53	ns	
(HC/HCT533)		C _L = 15pF	5	14	-	- 1	-	ns	
Disable Times	t _{TLH} , t _{THL}	C _L = 50pF	4.5	-	30	38	45	ns	
(HC/HCT533)		C _L = 15pF	5	12	-	-	-	ns	
Enable and Disable Times	t _{PZH} , t _{PZL} ,	C _L = 50pF	4.5	-	35	44	53	ns	
(HC/HCT563)	^t PHZ, ^t PLZ	C _L = 15pF	5	14	-	-	-	ns	
Input Capacitance	Cl	-	-	-	10	10	10	pF	
Power Dissipation Capacitance (Notes 3, 4)	C _{PD}	-	5	42	-	-	-	pF	

NOTES:

3. C_{PD} is used to determine the no-load dynamic power consumption, per latch.

4. P_D (total power per latch) = C_{PD} V_{CC}² f_i + Σ C_L V_{CC}² f_o where f_i = Input Frequency, f_o = Output Frequency, C_L = Output Load Capacitance, V_{CC} = Supply Voltage.

Test Circuits and Waveforms



NOTE: Outputs should be switching from 10% V_{CC} to 90% V_{CC} in accordance with device truth table. For f_{MAX} , input duty cycle = 50%.

FIGURE 1. HC CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH







FIGURE 3. HC TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC











NOTE: Outputs should be switching from 10% V_{CC} to 90% V_{CC} in accordance with device truth table. For f_{MAX} , input duty cycle = 50%.


FIGURE 2. HCT CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH











www.ti.com

11-Nov-2009

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finis	n MSL Peak Temp ⁽³⁾
5962-8606201RA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type
5962-8681301RA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type
CD54HC533F3A	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type
CD54HC563F3A	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type
CD54HCT533F3A	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type
CD74HC533E	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74HC533EE4	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74HC563E	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74HC563EE4	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74HCT533E	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74HCT533EE4	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74HCT563E	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74HCT563EE4	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74HCT563M	ACTIVE	SOIC	DW	20	25	Green (RoHS 8 no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT563ME4	ACTIVE	SOIC	DW	20	25	Green (RoHS 8 no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT563MG4	ACTIVE	SOIC	DW	20	25	Green (RoHS 8 no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is



www.ti.com

provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AC.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Broadband	www.ti.com/broadband
DSP	dsp.ti.com	Digital Control	www.ti.com/digitalcontrol
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Military	www.ti.com/military
Logic	logic.ti.com	Optical Networking	www.ti.com/opticalnetwork
Power Mgmt	power.ti.com	Security	www.ti.com/security
Microcontrollers	microcontroller.ti.com	Telephony	www.ti.com/telephony
RFID	www.ti-rfid.com	Video & Imaging	www.ti.com/video
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated