

EN: This Datasheet is presented by the manufacturer.

Please visit our website for pricing and availability at www.hestore.hu.



# DS1337 I<sup>2</sup>C Serial Real-Time Clock

#### www.maxim-ic.com

#### **GENERAL DESCRIPTION**

The DS1337 serial real-time clock is a low-power clock/calendar with two programmable time-of-day alarms and a programmable square-wave output. Address and data are transferred serially through an I<sup>2</sup>C\* bus. The clock/calendar provides seconds, minutes, hours, day, date, month, and year information. The date at the end of the month is automatically adjusted for months with fewer than 31 days, including corrections for leap year. The clock operates in either the 24-hour or 12-hour format with AM/PM indicator.

### **APPLICATIONS**

Handhelds (GPS, POS Terminal, MP3 Player)

Consumer Electronics (Set-Top Box, VCR/Digital Recording)


Office Equipment (Fax/Printer, Copier)

Medical (Glucometer, Medicine Dispenser)

Telecommunications (Router, Switch, Server)

Other (Utility Meter, Vending Machine, Thermostat, Modem)

## TYPICAL OPERATING CIRCUIT



## **FEATURES**

- Real-Time Clock (RTC) Counts Seconds, Minutes, Hours, Day, Date, Month, and Year with Leap-Year Compensation Valid Up to 2100
- Available in a Surface-Mount Package with an Integrated Crystal (DS1337C)
- I<sup>2</sup>C Serial Interface
- Two Time-of-Day Alarms
- Oscillator Stop Flag
- Programmable Square-Wave Output Defaults to 32kHz on Power-Up
- Available in 8-Pin DIP, SO, or μSOP
- -40°C to +85°C Operating Temperature Range

#### ORDERING INFORMATION

PART	TEMP RANGE	PIN-PACKAGE	TOP MARK†
DS1337	-40℃ to +85℃	8 DIP (300 mils)	DS1337
DS1337+	-40℃ to +85℃	8 DIP (300 mils)	DS1337
DS1337S	-40℃ to +85℃	8 SO (150 mils)	DS1337
DS1337S+	-40℃ to +85℃	8 SO (150 mils)	DS1337
DS1337U	-40℃ to +85℃	8 μSOP	1337
DS1337U+	-40℃ to +85℃	8 μSOP	1337
DS1337C	-40℃ to +85℃	16 SO (300 mils)	DS1337C
DS1337C#	-40℃ to +85℃	16 SO (300 mils)	DS1337C

<sup>+</sup> Denotes a lead-free/RoHS-compliant device.

#### Pin Configurations appear at end of data sheet.

\*Purchase of  $lap{\Gamma}$ C components from Maxim Integrated Products, Inc., or one of its sublicensed Associated Companies, conveys a license under the Philips  $lap{\Gamma}$ C Patent Rights to use these components in an  $lap{\Gamma}$ C system, provided that the system conforms to the  $lap{\Gamma}$ C Standard Specification as defined by Philips.

**Note:** Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device may be simultaneously available through various sales channels. For information about device errata, go to: <a href="www.maxim-ic.com/errata">www.maxim-ic.com/errata</a>.

1 of 15 REV: 092706

<sup>#</sup> Denotes a RoHS-compliant device that may include lead that is exempt under the RoHS requirements. The lead finish is JESD97 category e3, and is compatible with both lead-based and lead-free soldering processes.

<sup>†</sup> A "+" anywhere on the top mark denotes a lead-free device. A "#" denotes a RoHS-compliant device.

## **ABSOLUTE MAXIMUM RATINGS**

Voltage Range on Any Pin Relative to Ground	0.3V to +6.0V
Operating Temperature Range (Noncondensing)	40℃ to +85℃
Storage Temperature Range	
Soldering Temperature	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

## RECOMMENDED DC OPERATING CONDITIONS

 $(T_A = -40$ °C to +85°C)

PARAMETER SYMBOI		CONDITIONS	MIN	TYP	MAX	UNITS
V Supply Voltage	V <sub>CC</sub>	Full operation	1.8	3.3	5.5	V
V <sub>CC</sub> Supply Voltage	V <sub>CCT</sub>	Timekeeping	1.3		1.8	V
Logic 1	V	SCL, SDA	0.7 x V <sub>CC</sub>		$V_{CC} + 0.3$	V
Logic 1	V <sub>IH</sub>	ĪNTA, SQW/ĪNTB			5.5	V
Logic 0	V <sub>IL</sub>		-0.3		+0.3 x V <sub>CC</sub>	V

## DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 1.8V \text{ to } 5.5V, T_A = -40\% \text{ to } +85\%.) \text{ (Note 1)}$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Leakage	I <sub>LI</sub>	(Note 2)	-1		+1	μΑ
I/O Leakage	I <sub>LO</sub>	(Note 3)	-1		+1	μА
Logic 0 Output (V <sub>OL</sub> = 0.4V)	I <sub>OL</sub>	(Note 3)			3	mA
Active Supply Current	I <sub>CCA</sub>	(Note 4)			150	μА
Standby Current	I <sub>ccs</sub>	(Notes 5, 6)			1.5	μΑ

## DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 1.3V \text{ to } 1.8V, T_A = -40\% \text{ to } +85\%.) \text{ (Note 1)}$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Timekeeping Current (Oscillator Enabled)	I <sub>CCTOSC</sub>	(Notes 5, 7, 8, 9)		425	600	nA
Data-Retention Current (Oscillator Disabled)	I <sub>CCTDDR</sub>	(Notes 5, 9)			100	nA

## AC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 1.8V \text{ to } 5.5V, T_A = -40\% \text{ to } +85\%.) \text{ (Note 1)}$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCI Clark Fraguency	t	Fast mode	100		400	- kHz
SCL Clock Frequency	f <sub>SCL</sub>	Standard mode	0		100	KMZ
Bus Free Time Between a		Fast mode	1.3			_
STOP and START Condition	t <sub>BUF</sub>	Standard mode	4.7			μS
Hold Time (Repeated)	t	Fast mode	0.6			6
START Condition (Note 10)	t <sub>HD:STA</sub>	Standard mode	4.0			μS
LOW Period of SCL Clock	+	Fast mode	1.3			0
LOW Fellod of SCL Clock	t <sub>LOW</sub>	Standard mode	4.7			μS
HIGH Period of SCL Clock	4	Fast mode	0.6			
HIGH Pellod of SCL Clock	t <sub>HIGH</sub>	Standard mode	4.0			μS
Setup Time for a Repeated	4	Fast mode	0.6			
START Condition	t <sub>SU:STA</sub>	Standard mode	4.7			μS
Data Hold Time	+	Fast mode	0		0.9	
(Notes 11, 12)	t <sub>HD:DAT</sub>	Standard mode	0			μS
Data Setup Time (Note 13)	t <sub>SU:DAT</sub>	Fast mode	100			ns
. ,	SU:DAT	Standard mode	250			113
Rise Time of Both SDA and	t <sub>R</sub>	Fast mode	20 + 0.1C <sub>B</sub>		300	ns
SCL Signals (Note 14)	чR	Standard mode	$20 + 0.1C_B$		1000	113
Fall Time of Both SDA and	4	Fast mode	$20 + 0.1C_B$		300	20
SCL Signals (Note 14)	t <sub>F</sub>	Standard mode	20 + 0.1C <sub>B</sub>		300	ns
Setup Time for STOP	4	Fast mode	0.6			
Condition	t <sub>su:sto</sub>	Standard mode	4.0			μS
Capacitive Load for Each Bus Line	Св	(Note 14)			400	pF
I/O Capacitance (SDA, SCL)	C <sub>I/O</sub>	(Note 15)			10	pF

Note 1: Limits at -40℃ are guaranteed by design and are not production tested.

Note 2: SCL only.

Note 3: SDA, INTA, and SQW/INTB.

Note 4:  $I_{CCA}$ —SCL clocking at max frequency = 400kHz,  $V_{IL}$  = 0.0V,  $V_{IH}$  =  $V_{CC}$ .

Note 5: Specified with the  $I^2C$  bus inactive,  $V_{IL} = 0.0V$ ,  $V_{IH} = V_{CC}$ 

Note 6: SQW enabled.

Note 7: Specified with the SQW function disabled by setting INTCN = 1.

Note 8: Using recommended crystal on X1 and X2.

Note 9: The device is fully accessible when  $1.8 \le V_{CC} \le 5.5 V$ . Time and date are maintained when  $1.3 V \le V_{CC} \le 1.8 V$ .

Note 10: After this period, the first clock pulse is generated

A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the VIHMIN of the SCL signal) to Note 11: bridge the undefined region of the falling edge of SCL.

Note 12: The maximum t<sub>HD:DAT</sub> need only be met if the device does not stretch the LOW period (t<sub>LOW</sub>) of the SCL signal.


Note 13: A fast-mode device can be used in a standard-mode system, but the requirement t<sub>SU:DAT</sub>  $\geq$  to 250ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t<sub>R max</sub> + t<sub>SU:DAT</sub> = 1000 + 250 = 1250ns before the SCL line is released.


Note 14: C<sub>B</sub>—total capacitance of one bus line in pF. Note 15:


Guaranteed by design. Not production tested.


# TYPICAL OPERATING CHARACTERISTICS

( $V_{CC} = 3.3V$ ,  $T_A = +25$ °C, unless otherwise noted.)











# **PIN DESCRIPTION**

P	IN	NAME	FUNCTION
8	16	INAIVIE	FUNCTION
1	_	X1	Connections for a Standard 32.768kHz Quartz Crystal. The internal oscillator circuitry is designed for operation with a crystal having a specified load capacitance (C <sub>L</sub> ) of 6pF. For more information about crystal selection and crystal layout considerations, refer to <i>Application Note 58: Crystal</i>
2	_	X2	Considerations with Dallas Real-Time Clocks. An external 32.768kHz oscillator can also drive the DS1337. In this configuration, the X1 pin is connected to the external oscillator signal and the X2 pin is floated.
3	14	ĪNTA	Interrupt Output. When enabled, INTA is asserted low when the time/day/date matches the values set in the alarm registers. This pin is an open-drain output and requires an external pullup resistor.
4	15	GND	Ground. DC power is provided to the device on this pin.
5	16	SDA	Serial Data Input/Output. SDA is the input/output pin for the I <sup>2</sup> C serial interface. The SDA pin is open-drain output and requires an external pullup resistor.
6	1	SCL	Serial Clock Input. SCL is used to synchronize data movement on the serial interface.
7	2	SQW/INTB	Square-Wave/Interrupt Output. Programmable square-wave or interrupt output signal. It is an open-drain output and requires an external pullup resistor.
8	3	V <sub>CC</sub>	DC Power. DC power is provided to the device on this pin.
_	4–13	N.C.	No Connect. These pins are not connected internally, but must be grounded for proper operation.

# **TIMING DIAGRAM**



## **BLOCK DIAGRAM**



#### DETAILED DESCRIPTION

The *Block Diagram* shows the main elements of the DS1337. As shown, communications to and from the DS1337 occur serially over an  $I^2C$  bus. The DS1337 operates as a slave device on the serial bus. Access is obtained by implementing a START condition and providing a device identification code, followed by data. Subsequent registers can be accessed sequentially until a STOP condition is executed. The device is fully accessible through the  $I^2C$  interface whenever  $V_{CC}$  is between 5.5V and 1.8V.  $I^2C$  operation is not guaranteed when  $V_{CC}$  is below 1.8V. The DS1337 maintains the time and date when  $V_{CC}$  is as low as 1.3V.

#### OSCILLATOR CIRCUIT

The DS1337 uses an external 32.768kHz crystal. The oscillator circuit does not require any external resistors or capacitors to operate. <u>Table 1</u> specifies several crystal parameters for the external crystal. The *Block Diagram* shows a functional schematic of the oscillator circuit. The startup time is usually less than 1 second when using a crystal with the specified characteristics.

Table 1. Crystal Specifications\*


PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
Nominal Frequency	f <sub>O</sub>		32.768		kHz
Series Resistance	ESR			50	kΩ
Load Capacitance	C <sub>L</sub>		6		pF

<sup>\*</sup>The crystal, traces, and crystal input pins should be isolated from RF generating signals. Refer to Application Note 58: Crystal Considerations for Dallas Real-Time Clocks for additional specifications.

## **CLOCK ACCURACY**

The accuracy of the clock is dependent upon the accuracy of the crystal and the accuracy of the match between the capacitive load of the oscillator circuit and the capacitive load for which the crystal was trimmed. Crystal frequency drift caused by temperature shifts creates additional error. External circuit noise coupled into the oscillator circuit can result in the clock running fast. Figure 1 shows a typical PC board layout for isolating the crystal and oscillator from noise. Refer to Application Note 58: Crystal Considerations with Dallas Real-Time Clocks for detailed information.

Figure 1. Typical PC Board Layout for Crystal



#### DS1337C ONLY

The DS1337C integrates a standard 32,768Hz crystal in the package. Typical accuracy at nominal  $V_{CC}$  and +25°C is approximately +10ppm. Refer to *Application Note 58* for information about crystal accuracy vs. temperature.

## **ADDRESS MAP**

Table 2 shows the address map for the DS1337 registers. During a multibyte access, when the address pointer reaches the end of the register space (0Fh) it wraps around to location 00h. On an I<sup>2</sup>C START, STOP, or address pointer incrementing to location 00h, the current time is transferred to a second set of registers. The time information is read from these secondary registers, while the clock may continue to run. This eliminates the need to re-read the registers in case of an update of the main registers during a read.

**Table 2. Timekeeper Registers** 

ADDRESS	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	FUNCTION	RANGE
00H	0		10 Seconds			Sec	onds	1	Seconds	00–59
01H	0		10 Minutes	i		Min	utes		Minutes	00–59
02H	0	12/24	AM/PM 10 Hour	10 Hour		Но	our		Hours	1–12 +AM/PM 00–23
03H	0	0	0	0	0		Day		Day	1–7
04H	0	0	10 [	Date		Da	ate		Date	01–31
05H	Century	0	0	10 Month		Мо	onth		Month/ Century	01–12 + Century
06H		10	Year			Ye	ear		Year	00–99
07H	A1M1		10 Seconds	conds			onds		Alarm 1 Seconds	00–59
08H	A1M2		10 Minutes	3		Min	Minutes		Alarm 1 Minutes	00–59
09H	A1M3	12/24	AM/PM 10 Hour	- 10 Hour		Но	our		Alarm 1 Hours	1–12 + AM/PM 00–23
0.411	0.011		40.1	Data		D	ay		Alarm 1 Day	1–7
0AH	A1M4	DY/DT	10 I	Date		Da	ate		Alarm 1 Date	1–31
0BH	A2M2		10 Minutes	;		Min	utes		Alarm 2 Minutes	00–59
0CH	A2M3	12/24	AM/PM 10 Hour	10 Hour		Hour			Alarm 2 Hours	1–12 + AM/PM 00–23
0011	A2M4	DV/DT	40.1	10 Date		D	ay		Alarm 2 Day	1–7
0DH		DY/DT	10 1			Da	ate		Alarm 2 Date	1–31
0EH	EOSC	0	0	RS2	RS1	INTCN	A2IE	A1IE	Control	_
0FH	OSF	0	0	0	0	0	A2F	A1F	Status	_

Note: Unless otherwise specified, the state of the registers is not defined when power is first applied or V<sub>CC</sub> falls below the V<sub>OSC</sub>.

## **CLOCK AND CALENDAR**

The time and calendar information is obtained by reading the appropriate register bytes. The RTC registers are illustrated in <u>Table 2</u>. The time and calendar are set or initialized by writing the appropriate register bytes. The contents of the time and calendar registers are in the binary-coded decimal (BCD) format.

The day-of-week register increments at midnight. Values that correspond to the day of week are user-defined but must be sequential (i.e., if 1 equals Sunday, then 2 equals Monday, and so on.). Illogical time and date entries result in undefined operation.

When reading or writing the time and date registers, secondary (user) buffers are used to prevent errors when the internal registers update. When reading the time and date registers, the user buffers are synchronized to the internal registers on any start or stop and when the register pointer rolls over to zero.

The countdown chain is reset whenever the seconds register is written. Write transfers occur on the acknowledge pulse from the device. To avoid rollover issues, once the countdown chain is reset, the remaining time and date registers must be written within 1 second. The 1Hz square-wave output, if enable, transitions high 500ms after the seconds data transfer, provided the oscillator is already running.

The DS1337 can be run in either 12-hour or 24-hour mode. Bit 6 of the hours register is defined as the 12- or 24-hour mode-select bit. When high, the 12-hour mode is selected. In the 12-hour mode, bit 5 is the  $\overline{AM}/PM$  bit with logic high being PM. In the 24-hour mode, bit 5 is the second 10-hour bit (20–23 hours). All hours values, including the alarms, must be reinitialized whenever the  $12/\overline{24}$ -hour mode bit is changed. The century bit (bit 7 of the month register) is toggled when the years register overflows from 99–00.

## **ALARMS**

The DS1337 contains two time-of-day/date alarms. Alarm 1 can be set by writing to registers 07h–0Ah. Alarm 2 can be set by writing to registers 0Bh–0Dh. The alarms can be programmed (by the INTCN bit of the control register) to operate in two different modes—each alarm can drive its own separate interrupt output or both alarms can drive a common interrupt output. Bit 7 of each of the time-of-day/date alarm registers are mask bits (Table 2). When all of the mask bits for each alarm are logic 0, an alarm only occurs when the values in the timekeeping registers 00h–06h match the values stored in the time-of-day/date alarm registers. The alarms can also be programmed to repeat every second, minute, hour, day, or date. Table 3 shows the possible settings. Configurations not listed in the table result in illogical operation.

The DY/ $\overline{\mathbb{DT}}$  bits (bit 6 of the alarm day/date registers) control whether the alarm value stored in bits 0–5 of that register reflects the day of the week or the date of the month. If  $\overline{\mathbb{DY}}/\overline{\mathbb{DT}}$  is written to logic 0, the alarm is the result of a match with date of the month. If  $\overline{\mathbb{DY}}/\overline{\mathbb{DT}}$  is written to logic 1, the alarm is the result of a match with day of the week.

When the RTC register values match alarm register settings, the corresponding alarm flag (A1F or A2F) bit is set to logic 1. If the corresponding alarm interrupt enable (A1IE or A2IE) is also set to logic 1, the alarm condition activates one of the interrupt output (INTA or SQW/INTB) signals. The match is tested on the once-per-second update of the time and date registers.

Table 3. Alarm Mask Bits

DY/DT	ALAF	RM 1 REGIS (BI	TER MASK T 7)	BITS	ALARM RATE	
	A1M4	A1M3	A1M2	A1M1		
Х	1	1	1	1	Alarm once per second	
Χ	1	1	1	0	Alarm when seconds match	
Х	1	1	0	0	Alarm when minutes and seconds match	
X	1	0	0	0	Alarm when hours, minutes, and seconds match	
0	0	0	0	0	Alarm when date, hours, minutes, and seconds match	
1	0	0	0	0	Alarm when day, hours, minutes, and seconds match	

DY/DT	ALARM 2	REGISTER MA (BIT 7)	ASK BITS	ALARM RATE		
	A2M4	A2M3	A2M2			
Х	1	1	1	Alarm once per minute (00 seconds of every minute)		
Χ	1	1 1 0		Alarm when minutes match		
Х	1	0	0	Alarm when hours and minutes match		
0	0	0	0	Alarm when date, hours, and minutes match		
1	0	0	0	Alarm when day, hours, and minutes match		

## SPECIAL-PURPOSE REGISTERS

The DS1337 has two additional registers (control and status) that control the RTC, alarms, and square-wave output.

## Control Register (0Eh)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
EOSC	0	0	RS2	RS1	INTCN	A2IE	A1IE

Bit 7: Enable Oscillator (EOSC). This active-low bit when set to logic 0 starts the oscillator. When this bit is set to logic 1, the oscillator is stopped. This bit is enabled (logic 0) when power is first applied.

**Bits 4 and 3: Rate Select (RS2 and RS1).** These bits control the frequency of the square-wave output when the square wave has been enabled. The table below shows the square-wave frequencies that can be selected with the RS bits. These bits are both set to logic 1 (32kHz) when power is first applied.

# SQW/INTB Output

INTCN	RS2	RS1	SQW/INTB OUTPUT	A2IE
0	0	0	1Hz	Χ
0	0	1	4.096kHz	Χ
0	1	0	8.192kHz	Х
0	1	1	32.768kHz	Х
1	Х	Х	Ā2F	1

Bit 2: Interrupt Control (INTCN). This bit controls the relationship between the two alarms and the interrupt output pins. When the INTCN bit is set to logic 1, a match between the timekeeping registers and the alarm 1 registers I activates the INTA pin (provided that the alarm is enabled) and a match between the timekeeping registers and the alarm 2 registers activates the SQW/INTB pin (provided that the alarm is enabled). When the INTCN bit is set to logic 0, a square wave is output on the SQW/INTB pin. This bit is set to logic 0 when power is first applied.

Bit 1: Alarm 2 Interrupt Enable (A2IE). When set to logic 1, this bit permits the alarm 2 flag (A2F) bit in the status register to assert  $\overline{\text{INTA}}$  (when INTCN = 0) or to assert SQW/ $\overline{\text{INTB}}$  (when INTCN = 1). When the A2IE bit is set to logic 0, the A2F bit does not initiate an interrupt signal. The A2IE bit is disabled (logic 0) when power is first applied.

Bit 0: Alarm 1 Interrupt Enable (A1IE). When set to logic 1, this bit permits the alarm 1 flag (A1F) bit in the status register to assert  $\overline{\text{INTA}}$ . When the A1IE bit is set to logic 0, the A1F bit does not initiate the  $\overline{\text{INTA}}$  signal. The A1IE bit is disabled (logic 0) when power is first applied.

## Status Register (0Fh)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OSF	0	0	0	0	0	A2F	A1F

**Bit 7: Oscillator Stop Flag (OSF).** A logic 1 in this bit indicates that the oscillator either is stopped or was stopped for some period of time and may be used to judge the validity of the clock and calendar data. This bit is set to logic 1 anytime that the oscillator stops. The following are examples of conditions that can cause the OSF bit to be set:

- 1) The first time power is applied.
- 2) The voltage present on  $V_{CC}$  is insufficient to support oscillation.
- 3) The  $\overline{EOSC}$  bit is turned off.
- 4) External influences on the crystal (e.g., noise, leakage, etc.).

This bit remains at logic 1 until written to logic 0.

Bit 1: Alarm 2 Flag (A2F). A logic 1 in the alarm 2 flag bit indicates that the time matched the alarm 2 registers. This flag can be used to generate an interrupt on either INTA or SQW/INTB depending on the status of the INTCN bit in the control register. If the INTCN bit is set to logic 0 and A2F is at logic 1 (and A2IE bit is also logic 1), the INTA pin goes low. If the INTCN bit is set to logic 1 and A2F is logic 1 (and A2IE bit is also logic 1), the SQW/INTB pin goes low. A2F is cleared when written to logic 0. This bit can only be written to logic 0. Attempting to write to logic 1 leaves the value unchanged.

**Bit 0: Alarm 1 Flag (A1F).** A logic 1 in the alarm 1 flag bit indicates that the time matched the alarm 1 registers. If the A1IE bit is also logic 1, the INTA pin goes low. A1F is cleared when written to logic 0. This bit can only be written to logic 0. Attempting to write to logic 1 leaves the value unchanged.

## I<sup>2</sup>C SERIAL DATA BUS

The DS1337 supports the I<sup>2</sup>C bus protocol. A device that sends data onto the bus is defined as a transmitter and a device receiving data as a receiver. The device that controls the message is called a master. The devices that are controlled by the master are referred to as slaves. A master device that generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions must control the bus. The DS1337 operates as a slave on the I<sup>2</sup>C bus. Within the bus specifications a standard mode (100kHz maximum clock rate) and a fast mode (400kHz maximum clock rate) are defined. The DS1337 works in both modes. Connections to the bus are made through the open-drain I/O lines SDA and SCL.

The following bus protocol has been defined (Figure 2):

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH are interpreted as control signals.

Accordingly, the following bus conditions have been defined:

Bus not busy: Both data and clock lines remain HIGH.

**Start data transfer:** A change in the state of the data line, from HIGH to LOW, while the clock is HIGH, defines a START condition.

**Stop data transfer:** A change in the state of the data line, from LOW to HIGH, while the clock line is HIGH, defines the STOP condition.

**Data valid:** The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP conditions are not limited, and are determined by the master device. The information is transferred byte-wise and each receiver acknowledges with a ninth bit.

**Acknowledge:** Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse that is associated with this acknowledge bit.

A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge-related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.




Figure 2. Data Transfer on I<sup>2</sup>C Serial Bus

Depending upon the state of the R/W bit, two types of data transfer are possible:

- Data transfer from a master transmitter to a slave receiver. The first byte transmitted by the master is the slave address. Next follows a number of data bytes. The slave returns an acknowledge bit after each received byte. Data is transferred with the most significant bit (MSB) first.
- 2) Data transfer from a slave transmitter to a master receiver. The master transmits the first byte (the slave address). The slave then returns an acknowledge bit, followed by the slave transmitting a number of data bytes. The master returns an acknowledge bit after all received bytes other than the last byte. At the end of the last received byte, a "not acknowledge" is returned. The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a repeated START condition. Since a repeated START condition is also the beginning of the next serial transfer, the bus is not released. Data is transferred with the most significant bit (MSB) first.

The DS1337 can operate in the following two modes:

- 1) Slave Receiver Mode (Write Mode): Serial data and clock are received through SDA and SCL. After each byte is received an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit (Figure 3). The slave address byte is the first byte received after the master generates the START condition. The slave address byte contains the 7-bit DS1337 address, which is 1101000, followed by the direction bit (R/W), which, for a write, is 0. After receiving and decoding the slave address byte the device outputs an acknowledge on the SDA line. After the DS1337 acknowledges the slave address + write bit, the master transmits a register address to the DS1337. This sets the register pointer on the DS1337. The master may then transmit zero or more bytes of data, with the DS1337 acknowledging each byte received. The address pointer will increment after each data byte is transferred. The master generates a STOP condition to terminate the data write.
- 2) Slave Transmitter Mode (Read Mode): The first byte is received and handled as in the slave receiver mode. However, in this mode, the direction bit indicates that the transfer direction is reversed. Serial data is transmitted on SDA by the DS1337 while the serial clock is input on SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer (Figure 4 and Figure 5). The slave address byte is the first byte received after the master generates a START condition. The slave address byte contains the 7-bit DS1337 address, which is 1101000, followed by the direction bit (R/W), which, for a read, is 1. After receiving and decoding the slave address byte the device outputs an acknowledge on the SDA line. The DS1337 then begins to transmit data starting with the register address pointed to by the register pointer. If the register pointer is not written to before the initiation of a read mode the first address that is read is the last one stored in the register pointer. The DS1337 must receive a "not acknowledge" to end a read.

Figure 3. Data Write—Slave Receiver Mode




Figure 4. Data Read (from Current Pointer Location)—Slave Transmitter Mode





Figure 5. Data Read (Write Pointer, Then Read)—Slave Receive and Transmit




## HANDLING, PC BOARD LAYOUT, AND ASSEMBLY

The DS1337C package contains a quartz tuning-fork crystal. Pick-and-place equipment may be used, but precautions should be taken to ensure that excessive shocks are avoided. Ultrasonic cleaning should be avoided to prevent damage to the crystal.

Avoid running signal traces under the package, unless a ground plane is placed between the package and the signal line. All N.C. (no connect) pins must be connected to ground.

Moisture-sensitive packages are shipped from the factory dry-packed. Handling instructions listed on the package label must be followed to prevent damage during reflow. Refer to the IPC/JEDEC J-STD-020 standard for moisture-sensitive device (MSD) classifications.

## PIN CONFIGURATIONS



#### CHIP INFORMATION

TRANSISTOR COUNT: 10,950

PROCESS: CMOS

#### THERMAL INFORMATION

PACKAGE	THETA-J <sub>A</sub> (℃/W)	THETA-J <sub>C</sub> (℃/W)
8 DIP	110	40
8 SO	170	40
8 µSOP	229	39
16 SO	73	23

#### PACKAGE INFORMATION

For the latest package outline information, go to <a href="www.maxim-ic.com/DallasPackInfo">www.maxim-ic.com/DallasPackInfo</a>.

PACKAGE TYPE	DOCUMENT NUMBER	
8-pin PDIP	<u>56-G5005-000</u>	
8-pin SO	<u>56-G2008-001</u>	
8-pin μSOP	<u>21-0036</u>	
16-pin SO	<u>56-G4009-001</u>	