

EN: This Datasheet is presented by the manufacturer.

Please visit our website for pricing and availability at www.hestore.hu.



500 mA, Low Voltage, Low Quiescent Current LDO Regulator

Features

- · Passes Automotive AEC-Q100 Reliability Testing
- · 500 mA Output Current Capability
- Input Operating Voltage Range: 2.1V to 6.0V
- Adjustable Output Voltage Range: 0.8V to 5.0V (MCP1825 only)
- · Standard Fixed Output Voltages:
 - 0.8V, 1.2V, 1.8V, 2.5V, 3.0V, 3.3V, 5.0V
- Other Fixed Output Voltage Options Available Upon Request
- · Low Dropout Voltage: 210 mV Typical at 500 mA
- Typical Output Voltage Tolerance: 0.5%
- Stable with 1.0 µF Ceramic Output Capacitor
- · Fast Response to Load Transients
- Low Supply Current: 120 μA (typical)
- Low Shutdown Supply Current: 0.1 µA (typical) (MCP1825 only)
- Fixed Delay on Power Good Output (MCP1825 only)
- Short Circuit Current Limiting and Overtemperature Protection
- TO-263-5 (DDPAK-5), TO-220-5, SOT-223-5 Package Options (MCP1825).
- TO-263-3 (DDPAK-3), TO-220-3, SOT-223-3 Package Options (MCP1825S).

Applications

- · High-Speed Driver Chipset Power
- · Networking Backplane Cards
- · Notebook Computers
- Network Interface Cards
- · Palmtop Computers
- · 2.5V to 1.XV Regulators

Description

The MCP1825/MCP1825S is a 500 mA Low Dropout (LDO) linear regulator that provides high current and low output voltages. The MCP1825 comes in a fixed or adjustable output voltage version, with an output voltage range of 0.8V to 5.0V. The 500 mA output current capability, combined with the low output voltage capability, make the MCP1825 a good choice for new sub-1.8V output voltage LDO applications that have high current demands. The MCP1825S is a 3-pin fixed voltage version.

The MCP1825/MCP1825S is stable using ceramic output capacitors that inherently provide lower output noise and reduce the size and cost of the entire regulator solution. Only 1 μF of output capacitance is needed to stabilize the LDO.

Using CMOS construction, the quiescent current consumed by the MCP1825/MCP1825S is typically less than 120 μ A over the entire input voltage range, making it attractive for portable computing applications that demand high output current. The MCP1825 versions have a Shutdown (SHDN) pin. When shut down, the quiescent current is reduced to less than 0.1 μ A.


On the MCP1825 fixed output versions, the scaled-down output voltage is internally monitored and a power good (PWRGD) output is provided when the output is within 92% of regulation (typical). The PWRGD delay is internally fixed at 110 µs (typical).

The overtemperature and short circuit current-limiting provide additional protection for the LDO during system fault conditions.


Package Types









SOT-223-5




Pin	Fixed	Adjustable
1	SHDN	SHDN
2	V_{IN}	V_{IN}
3	GND (TAB)	GND (TAB)
4	V _{OUT}	V _{OUT}
5	PWRGD	ADJ
6	GND (TAB)	GND (TAB)

MCP1825S






SOT-223-3




Pin	
1	V _{IN}
2	GND (TAB)
3	V _{OUT}
4	GND (TAB)

Typical Applications MCP1825 Fixed Output Voltage **PWRGD** $\begin{array}{c} \text{R}_{\text{1}} \\ \text{100 k}\Omega \end{array}$ On SHDN Off V_{IN} = 2.3V to 2.8V V_{OUT} = 1.8V @ 500 mA V_{IN} V_{OUT} GND MCP1825 Adjustable Output Voltage V_{ADJ} $\begin{array}{c} {\rm R_2} \\ {\rm 20~k} \Omega \end{array}$ R_1 40 k Ω \geq On SHDN $V_{IN} = 2.1V \text{ to } 2.8V$ $V_{OUT} = 1.2V @ 500 \text{ mA}$ V_{IN} V_{OUT} GND


Functional Block Diagram - Adjustable Output



Functional Block Diagram - Fixed Output (3-Pin)



Functional Block Diagram - Fixed Output (5-Pin)



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings[†]

V _{IN}	6.5V
Maximum Voltage on Any Pin	(GND – 0.3V) to (V _{DD} + 0.3)V
Maximum Power Dissipation	Internally-Limited (Note 6)
Output Short Circuit Duration	Continuous
Storage temperature	65°C to +150°C
Maximum Junction Temperature, T _J	+150°C
ESD protection on all pins (HBM/MM)	≥4 kV; ≥ 300V

† Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

AC/DC CHARACTERISTICS

Electrical Specifications: Unless otherwise noted, $V_{IN} = V_{OUT(MAX)} + V_{DROPOUT(MAX)}$, **Note 1**, $V_R = 1.8V$ for Adjustable Output, $I_{OUT} = 1$ mA, $C_{IN} = C_{OUT} = 4.7 \ \mu F$ (X7R Ceramic), $T_A = +25^{\circ}C$. **Boldface** type applies for junction temperatures, T_1 (**Note 7**) of **-40°C to +125°C**

Parameters	Sym	Min	Тур	Max	Units	Conditions		
Input Operating Voltage	V _{IN}	2.1		6.0	V	Note 1		
Input Quiescent Current	Iq	_	120	220	μA	I _L = 0 mA, V _{OUT} = 0.8V to 5.0V		
Input Quiescent Current for SHDN Mode	I _{SHDN}	_	0.1	3	μA	SHDN = GND		
Maximum Output Current	Іоит	500	_	_	mA	V _{IN} = 2.1V to 6.0V V _R = 0.8V to 5.0V, Note 1		
Line Regulation	ΔV _{OUT} / (V _{OUT} x ΔV _{IN})	_	±0.05	±0. 16	%/V	(Note 1) \leq V _{IN} \leq 6V		
Load Regulation	ΔV _{OUT} /V _{OUT}	-1.0	±0.5	1.0	%	I _{OUT} = 1 mA to 500 mA, (Note 4)		
Output Short Circuit Current	I _{OUT_SC}	_	1.2	_	Α	R _{LOAD} < 0.1Ω, Peak Current		
Adjust Pin Characteristics (Adj	ustable Output Or	nly)						
Adjust Pin Reference Voltage	V_{ADJ}	0.402	0.410	0.418	V	$V_{IN} = 2.1V \text{ to } V_{IN} = 6.0V,$ $I_{OUT} = 1 \text{ mA}$		
Adjust Pin Leakage Current	I _{ADJ}	-10	±0.01	+10	nA	$V_{IN} = 6.0V, V_{ADJ} = 0V \text{ to } 6V$		
Adjust Temperature Coefficient	TCV _{OUT}		40	_	ppm/°C	Note 3		

- Note 1: The minimum V_{IN} must meet two conditions: $V_{IN} \ge 2.1V$ and $V_{IN} \ge V_{OUT(MAX)} + V_{DROPOUT(MAX)}$.
 - 2: V_R is the nominal regulator output voltage for the fixed cases. $V_R = 1.2V$, 1.8V, etc. V_R is the desired set point output voltage for the adjustable cases. $V_R = V_{ADJ} * ((R_1/R_2)+1)$. Figure 4-1.
 - 3: TCV_{OUT} = (V_{OUT-HIGH} V_{OUT-LOW}) *10⁶ / (V_R * ΔTemperature). V_{OUT-HIGH} is the highest voltage measured over the temperature range. V_{OUT-LOW} is the lowest voltage measured over the temperature range.
 - **4:** Load regulation is measured at a constant junction temperature using low duty-cycle pulse testing. Load regulation is tested over a load range from 1 mA to the maximum specified output current.
 - 5: Dropout voltage is defined as the input-to-output voltage differential at which the output voltage drops 2% below its nominal value that was measured with an input voltage of V_{IN} = V_{OUT(MAX)} + V_{DROPOUT(MAX)}.
 - 6: The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction to air. (i.e., T_A, T_J, θ_{JA}). Exceeding the maximum allowable power dissipation will cause the device operating junction temperature to exceed the maximum +150°C rating. Sustained junction temperatures above 150°C can impact device reliability.
 - 7: The junction temperature is approximated by soaking the device under test at an ambient temperature equal to the desired junction temperature. The test time is small enough such that the rise in the junction temperature over the ambient temperature is not significant.

AC/DC CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise noted, $V_{IN} = V_{OUT(MAX)} + V_{DROPOUT(MAX)}$, **Note 1**, $V_R = 1.8V$ for Adjustable Output, $I_{OUT} = 1$ mA, $C_{IN} = C_{OUT} = 4.7 \ \mu F$ (X7R Ceramic), $T_A = +25^{\circ}C$.

Boldface type applies for junction temperatures, T_J (Note 7) of -40°C to +125°C

Parameters	Sym	Min	Тур	Max	Units	Conditions		
Fixed-Output Characteristics (I	Fixed Output Only	/)						
Voltage Regulation	V _{OUT}	V _R - 2.5%	V _R ±0.5%	V _R + 2.5%	V	Note 2		
Dropout Characteristics								
Dropout Voltage	V _{DROPOUT}	_	210	350	mV	Note 5, I _{OUT} = 500 mA, V _{IN(MIN)} = 2.1V		
Power Good Characteristics								
PWRGD Input Voltage	V _{PWRGD_VIN}	1.0	_	6.0	V	T _A = +25°C		
Operating Range		1.2	_	6.0		$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$		
						For V_{IN} < 2.1V, I_{SINK} = 100 μ A		
PWRGD Threshold Voltage	V _{PWRGD_TH}				%V _{OUT}	Falling Edge		
(Referenced to V _{OUT})		89	92	95		V _{OUT} < 2.5V Fixed, V _{OUT} = Adj.		
		90	92	94		V _{OUT} >= 2.5V Fixed		
PWRGD Threshold Hysteresis	V _{PWRGD_HYS}	1.0	2.0	3.0	%V _{OUT}			
PWRGD Output Voltage Low	V _{PWRGD_L}	_	0.2	0.4	V	I _{PWRGD SINK} = 1.2 mA, ADJ = 0V		
PWRGD Leakage	P _{WRGD_LK}	_	1	_	nA	$V_{PWRGD} = V_{IN} = 6.0V$		
PWRGD Time Delay	T _{PG}	_	110	_	μs	Rising Edge $R_{PULLUP} = 10 \text{ k}\Omega$		
Detect Threshold to PWRGD Active Time Delay	T _{VDET-PWRGD}	_	200	_	μs	$V_{OUT} = V_{PWRGD_TH} + 20 \text{ mV}$ to $V_{PWRGD_TH} - 20 \text{ mV}$		
Shutdown Input								
Logic High Input	V _{SHDN-HIGH}	45	_	_	%V _{IN}	V _{IN} = 2.1V to 6.0V		
Logic Low Input	V _{SHDN-LOW}	_	_	15	%V _{IN}	V _{IN} = 2.1V to 6.0V		
SHDN Input Leakage Current	SHDN _{ILK}	-0.1	±0.001	+0.1	μΑ	V _{IN} = 6V, SHDN =V _{IN} , SHDN = GND		
AC Performance		•	•	•		•		
Output Delay From SHDN	T _{OR}	_	100	_	μs	$\overline{\text{SHDN}}$ = GND to V _{IN} , V _{OUT} = GND to 95% V _R		
Output Noise	e _N	_	2.0	_	µV/√Hz	I_{OUT} = 200 mA, f = 1 kHz, C_{OUT} = 10 μ F (X7R Ceramic), V_{OUT} = 2.5V		

- Note 1: The minimum V_{IN} must meet two conditions: V_{IN} ≥ 2.1V and V_{IN} ≥ V_{OUT(MAX)} + V_{DROPOUT(MAX)}.
 - 2: V_R is the nominal regulator output voltage for the fixed cases. $V_R = 1.2V$, 1.8V, etc. V_R is the desired set point output voltage for the adjustable cases. $V_R = V_{ADJ} * ((R_1/R_2)+1)$. Figure 4-1.
 - 3: TCV_{OUT} = (V_{OUT-HIGH} V_{OUT-LOW}) *10⁶ / (V_R * ΔTemperature). V_{OUT-HIGH} is the highest voltage measured over the temperature range. V_{OUT-LOW} is the lowest voltage measured over the temperature range.
 - 4: Load regulation is measured at a constant junction temperature using low duty-cycle pulse testing. Load regulation is tested over a load range from 1 mA to the maximum specified output current.
 - 5: Dropout voltage is defined as the input-to-output voltage differential at which the output voltage drops 2% below its nominal value that was measured with an input voltage of V_{IN} = V_{OUT(MAX)} + V_{DROPOUT(MAX)}.
 - 6: The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction to air. (i.e., T_A, T_J, θ_{JA}). Exceeding the maximum allowable power dissipation will cause the device operating junction temperature to exceed the maximum +150°C rating. Sustained junction temperatures above 150°C can impact device reliability.
 - 7: The junction temperature is approximated by soaking the device under test at an ambient temperature equal to the desired junction temperature. The test time is small enough such that the rise in the junction temperature over the ambient temperature is not significant.

AC/DC CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise noted, $V_{IN} = V_{OUT(MAX)} + V_{DROPOUT(MAX)}$, **Note 1**, $V_R = 1.8V$ for Adjustable Output, $I_{OUT} = 1$ mA, $C_{IN} = C_{OUT} = 4.7$ µF (X7R Ceramic), $T_A = +25$ °C.

Boldface type applies for junction temperatures, T_J (Note 7) of -40°C to +125°C

Parameters	Sym	Min	Тур	Max	Units	Conditions
Power Supply Ripple Rejection Ratio	PSRR	_	60	_		$\begin{split} & f = 100 \text{ Hz, } C_{OUT} = 4.7 \mu\text{F,} \\ & I_{OUT} = 100 \mu\text{A,} \\ & V_{INAC} = 100 \text{ mV pk-pk,} \\ & C_{IN} = 0 \mu\text{F} \end{split}$
Thermal Shutdown Temperature	T _{SD}	_	150	_	°C	I_{OUT} = 100 μ A, V_{OUT} = 1.8V, V_{IN} = 2.8V
Thermal Shutdown Hysteresis	ΔT_{SD}	_	10	_	°C	I_{OUT} = 100 μ A, V_{OUT} = 1.8V, V_{IN} = 2.8V

- The minimum V_{IN} must meet two conditions: $V_{IN} \ge 2.1V$ and $V_{IN} \ge V_{OUT(MAX)} + V_{DROPOUT(MAX)}$. Note 1:
 - V_R is the nominal regulator output voltage for the fixed cases. $V_R = 1.2V$, 1.8V, etc. V_R is the desired set point output voltage for the adjustable cases. $V_R = V_{ADJ} * ((R_1/R_2)+1)$. Figure 4-1.

 TCV_{OUT} = $(V_{OUT-HIGH} V_{OUT-LOW}) *10^6 / (V_R * \Delta Temperature)$. Voltage is the highest voltage measured over the
 - temperature range. V_{OUT-LOW} is the lowest voltage measured over the temperature range.
 - Load regulation is measured at a constant junction temperature using low duty-cycle pulse testing. Load regulation is tested over a load range from 1 mA to the maximum specified output current.
 - Dropout voltage is defined as the input-to-output voltage differential at which the output voltage drops 2% below its nominal value that was measured with an input voltage of $V_{IN} = V_{OUT(MAX)} + V_{DROPOUT(MAX)}$.
 - The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction to air. (i.e., T_A , T_J , θ_{JA}). Exceeding the maximum allowable power dissipation will cause the device operating junction temperature to exceed the maximum +150°C rating. Sustained junction temperatures above 150°C can impact device reliability.
 - The junction temperature is approximated by soaking the device under test at an ambient temperature equal to the desired junction temperature. The test time is small enough such that the rise in the junction temperature over the ambient temperature is not significant.

TEMPERATURE SPECIFICATIONS

Parameters	Sym	Min	Тур	Max	Units	Conditions	
Temperature Ranges							
Operating Junction Temperature Range	TJ	-40	_	+125	°C	Steady State	
Maximum Junction Temperature	TJ	_	_	+150	°C	Transient	
Storage Temperature Range	T _A	-65	_	+150	°C		
Thermal Package Resistances							
Thermal Resistance, 3LD DDPAK	θ_{JA}	_	31.4	_	°C/W	4-Layer JC51 Standard	
	θ_{JC}	_	3.0	_		Board	
Thermal Resistance, 3LD TO-220	θ_{JA}	_	29.4	_	°C/W	4-Layer JC51 Standard	
	$\theta_{\sf JC}$	_	2.0	_		Board	
Thermal Resistance, 3LD SOT-223	θ_{JA}	_	62	_	°C/W	EIA/JEDEC JESD51-751-7	
	$\theta_{\sf JC}$	_	15.0	_		4 Layer Board	
Thermal Resistance, 5LD DDPAK	θ_{JA}	_	31.2	_	°C/W	4-Layer JC51 Standard	
	$\theta_{\sf JC}$	_	3.0	_		Board	
Thermal Resistance, 5LD TO-220	θ_{JA}		29.3		°C/W	4-Layer JC51 Standard Board	
	$\theta_{\sf JC}$	_	2.0				
Thermal Resistance, 5LD SOT-223	θ_{JA}	_	62	_	°C/W	EIA/JEDEC JESD51-751-7	
	$\theta_{\sf JC}$	_	15.0	_		4 Layer Board	

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.




FIGURE 2-1: Quiescent Current vs. Input Voltage (Adjustable Version).




FIGURE 2-2: Ground Current vs. Load Current (Adjustable Version).




FIGURE 2-3: Quiescent Current vs. Junction Temperature (Adjustable Version).




FIGURE 2-4: Line Regulation vs. Temperature (Adjustable Version).




FIGURE 2-5: Load Regulation vs. Temperature (Adjustable Version).




FIGURE 2-6: Adjust Pin Voltage vs. Temperature (Adjustable Version).




FIGURE 2-7: Dropout Voltage vs. Load Current (Adjustable Version).




FIGURE 2-8: Dropout Voltage vs. Temperature (Adjustable Version).




FIGURE 2-9: Power Good (PWRGD) Time Delay vs. Temperature.




FIGURE 2-10: Quiescent Current vs. Input Voltage.




FIGURE 2-11: Quiescent Current vs. Input Voltage.




FIGURE 2-12: Ground Current vs. Load Current.




FIGURE 2-13: Quiescent Current vs. Temperature.




FIGURE 2-14: I_{SHDN} vs. Temperature.




FIGURE 2-15: Line Regulation vs. Temperature.




FIGURE 2-16: Line Regulation vs. Temperature.




FIGURE 2-17: Load Regulation vs. Temperature (V_{OUT} < 2.5V Fixed).




FIGURE 2-18: Load Regulation vs. Temperature ($V_{OUT} \ge 2.5V$ Fixed).




FIGURE 2-19: Dropout Voltage vs. Load Current.




FIGURE 2-20: Dropout Voltage vs. Temperature.




FIGURE 2-21: Short Circuit Current vs. Input Voltage.




FIGURE 2-22: Output Noise Voltage Density vs. Frequency.




FIGURE 2-23: Power Supply Ripple Rejection (PSRR) vs. Frequency (Adj.).




FIGURE 2-24: Power Supply Ripple Rejection (PSRR) vs. Frequency.




FIGURE 2-25: 2.5V (Adj.) Startup from V_{IN}.




FIGURE 2-26: 2.5V (Adj.) Startup from Shutdown.




FIGURE 2-27: Power Good (PWRGD) Timing.




FIGURE 2-28: Dynamic Line Response.




FIGURE 2-29: Dynamic Load Response (1 mA to 500 mA).




FIGURE 2-30: Dynamic Load Response (10 mA to 500 mA).

3.0 PIN DESCRIPTION

The descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

3-Pin Fixed Output	5-Pin Fixed Output	Adjustable Output	Name	Description
_	1	1	SHDN	Shutdown Control Input (active-low)
1	2	2	V_{IN}	Input Voltage Supply
2	3	3	GND	Ground
3	4	4	V _{OUT}	Regulated Output Voltage
_	5	_	PWRGD	Power Good Output
_	_	5	ADJ	Voltage Adjust/Sense Input
Exposed Pad	Exposed Pad	Exposed Pad	EP	Exposed Pad of the Package (ground potential)

3.1 Shutdown Control Input (SHDN)

The \overline{SHDN} input is used to turn the LDO output voltage on and off. When the \overline{SHDN} input is at a logic-high level, the LDO output voltage is enabled. When the \overline{SHDN} input is pulled to a logic-low level, the LDO output voltage is disabled. When the \overline{SHDN} input is pulled low, the PWRGD output also goes low and the LDO enters a low quiescent current shutdown state where the typical quiescent current is 0.1 μ A.

3.2 Input Voltage Supply (V_{IN})

Connect the unregulated or regulated input voltage source to V_{IN} . If the input voltage source is located several inches away from the LDO, or the input source is a battery, it is recommended that an input capacitor be used. A typical input capacitance value of 1 μF to 10 μF should be sufficient for most applications.

3.3 Ground (GND)

Connect the GND pin of the LDO to a quiet circuit ground. This will help the LDO power supply rejection ratio and noise performance. The ground pin of the LDO only conducts the quiescent current of the LDO (typically 120 $\mu A)$, so a heavy trace is not required. For applications that have switching or noisy inputs, tie the GND pin to the return of the output capacitor. Ground planes help lower inductance and voltage spikes caused by fast transient load currents and are recommended for applications that are subjected to fast load transients.

3.4 Regulated Output Voltage (V_{OUT})

The V_{OUT} pin is the regulated output voltage of the LDO. A minimum output capacitance of 1.0 μ F is required for LDO stability. The MCP1825/MCP1825S is stable with ceramic, tantalum and aluminum-electrolytic capacitors. See **Section 4.3 "Output Capacitor"** for output capacitor selection guidance.

3.5 Power Good Output (PWRGD)

The PWRGD output is an open-drain output used to indicate when the LDO output voltage is within 92% (typically) of its nominal regulation value. The PWRGD threshold has a typical hysteresis value of 2%. The PWRGD output is delayed by 110 µs (typical) from the time the LDO output is within 92% + 3% (maximum hysteresis) of the regulated output value on power-up. This delay time is internally fixed.

3.6 Output Voltage Adjust Input (ADJ)

For adjustable applications, the output voltage is connected to the ADJ input through a resistor divider that sets the output voltage regulation value. This provides the user the capability to set the output voltage to any value they desire within the 0.8V to 5.0V range of the device.

3.7 Exposed Pad (EP)

The DDPAK and TO-220 package have an exposed tab on the package. A heat sink may be mounted to the tab to aid in the removal of heat from the package during operation. The exposed tab is at the ground potential of the LDO.

4.0 DEVICE OVERVIEW

The MCP1825/MCP1825S is a high output current, Low Dropout (LDO) voltage regulator. The low dropout voltage of 210 mV typical at 500 mA of current makes it ideal for battery-powered applications. Unlike other high output current LDOs, the MCP1825/MCP1825S only draws a maximum of 220 µA of quiescent current. The MCP1825 has a shutdown control input and a power good output.

4.1 LDO Output Voltage

The 5-pin MCP1825 LDO is available with either a fixed output voltage or an adjustable output voltage. The output voltage range is 0.8V to 5.0V for both versions. The 3-pin MCP1825S LDO is available as a fixed voltage device.

4.1.1 ADJUST INPUT

The adjustable version of the MCP1825 uses the ADJ pin (pin 5) to get the output voltage feedback for output voltage regulation. This allows the user to set the output voltage of the device with two external resistors. The nominal voltage for ADJ is 0.41V.

Figure 4-1 shows the adjustable version of the MCP1825. Resistors R_1 and R_2 form the resistor divider network necessary to set the output voltage. With this configuration, the equation for setting V_{OUT} is:

EQUATION 4-1:

$$V_{OUT} = V_{ADJ} \left(\frac{R_1 + R_2}{R_2} \right)$$
 Where:
$$V_{OUT} = \text{LDO Output Voltage}$$

$$V_{ADJ} = \text{ADJ Pin Voltage}$$

(typically 0.41V)




FIGURE 4-1: Typical Adjustable Output Voltage Application Circuit.

The allowable resistance value range for resistor R_2 is from 10 k Ω to 200 k Ω . Solving the equation for R_1 yields the following equation:

EQUATION 4-2:

$$R_1 = R_2 \left(\frac{V_{OUT} - V_{ADJ}}{V_{ADJ}} \right)$$

Where:

V_{OUT} = LDO Output Voltage V_{ADJ} = ADJ Pin Voltage (typically 0.41V)

4.2 Output Current and Current Limiting

The MCP1825/MCP1825S LDO is tested and ensured to supply a minimum of 500 mA of output current. The MCP1825/MCP1825S has no minimum output load, so the output load current can go to 0 mA and the LDO will continue to regulate the output voltage to within tolerance.

The MCP1825/MCP1825S also incorporates an output current limit. If the output voltage falls below 0.7V due to an overload condition (usually represents a shorted load condition), the output current is limited to 1.2A (typical). If the overload condition is a soft overload, the MCP1825/MCP1825S will supply higher load currents of up to 1.5A. The MCP1825/MCP1825S should not be operated in this condition continuously as it may result in failure of the device. However, this does allow for device usage in applications that have higher pulsed load currents having an average output current value of 500 mA or less.

Output overload conditions may also result in an overtemperature shutdown of the device. If the junction temperature rises above 150°C, the LDO will shut down the output voltage. See **Section 4.8** "Overtemperature Protection" for more information on overtemperature shutdown.

4.3 Output Capacitor

The MCP1825/MCP1825S requires a minimum output capacitance of 1 μ F for output voltage stability. Ceramic capacitors are recommended because of their size, cost and environmental robustness qualities.

Aluminum-electrolytic and tantalum capacitors can be used on the LDO output as well. The Equivalent Series Resistance (ESR) of the electrolytic output capacitor must be no greater than 1 ohm. The output capacitor should be located as close to the LDO output as is practical. Ceramic materials X7R and X5R have low temperature coefficients and are well within the acceptable ESR range required. A typical 1 μF X7R 0805 capacitor has an ESR of 50 milli-ohms.

Larger LDO output capacitors can be used with the MCP1825/MCP1825S to improve dynamic performance and power supply ripple rejection performance. A maximum of 22 µF is recommended.

Aluminum-electrolytic capacitors are not recommended for low temperature applications of below -25°C.

4.4 Input Capacitor

Low input source impedance is necessary for the LDO output to operate properly. When operating from batteries, or in applications with long lead length (> 10 inches) between the input source and the LDO, some input capacitance is recommended. A minimum of 1.0 μF to 4.7 μF is recommended for most applications.

For applications that have output step load requirements, the input capacitance of the LDO is very important. The input capacitance provides the LDO with a good local low-impedance source to pull the transient currents from in order to respond quickly to the output load step. For good step response performance, the input capacitor should be of equivalent (or higher) value than the output capacitor. The capacitor should be placed as close to the input of the LDO as is practical. Larger input capacitors will also help reduce any high-frequency noise on the input and output of the LDO and reduce the effects of any inductance that exists between the input source voltage and the input capacitance of the LDO.

4.5 Power Good Output (PWRGD)

The PWRGD output is used to indicate when the output voltage of the LDO is within 92% (typical value, see **Section 1.0 "Electrical Characteristics"** for Minimum and Maximum specifications) of its nominal regulation value.

As the output voltage of the LDO rises, the PWRGD output will be held low until the output voltage has exceeded the power good threshold plus the hysteresis value. Once this threshold has been exceeded, the power good time delay is started (shown as T_{PG} in the Electrical Characteristics table). The power good time delay is fixed at 110 μ s (typical). After the time delay period, the PWRGD output will go high, indicating that the output voltage is stable and within regulation limits.

If the output voltage of the LDO falls below the power good threshold, the power good output will transition low. The power good circuitry has a 170 µs delay when detecting a falling output voltage, which helps to increase noise immunity of the power good output and avoid false triggering of the power good output during fast output transients. See Figure 4-2 for power good timing characteristics.

When the LDO is put into Shutdown mode using the SHDN input, the power good output is pulled low immediately, indicating that the output voltage will be out of regulation. The timing diagram for the power good output when using the shutdown input is shown in Figure 4-3.

The power good output is an open-drain output that can be pulled up to any voltage that is equal to or less than the LDO input voltage. This output is capable of sinking 1.2 mA (V_{PWRGD} < 0.4V maximum).




FIGURE 4-2: Power Good Timing.




FIGURE 4-3: Power Good Timing from Shutdown.

4.6 Shutdown Input (SHDN)

The \overline{SHDN} input is an active-low input signal that turns the LDO on and off. The \overline{SHDN} threshold is a percentage of the input voltage. The typical value of this shutdown threshold is 30% of V_{IN} , with minimum and maximum limits over the entire operating temperature range of 45% and 15%, respectively.

The SHDN input will ignore low-going pulses (pulses meant to shut down the LDO) that are up to 400 ns in pulse width. If the shutdown input is pulled low for more than 400 ns, the LDO will enter Shutdown mode. This small bit of filtering helps to reject any system noise spikes on the shutdown input signal.

On the rising edge of the \overline{SHDN} input, the shutdown circuitry has a 30 µs delay before allowing the LDO output to turn on. This delay helps to reject any false turn-on signals or noise on the \overline{SHDN} input signal. After the 30 µs delay, the LDO output enters its soft-start period as it rises from 0V to its final regulation value. If the \overline{SHDN} input signal is pulled low during the 30 µs delay period, the timer will be reset and the delay time will start over again on the next rising edge of the \overline{SHDN} input. The total time from the \overline{SHDN} input going high (turn-on) to the LDO output being in regulation is typically 100 µs. See Figure 4-4 for a timing diagram of the \overline{SHDN} input.




FIGURE 4-4: Shutdown Input Timing Diagram.

4.7 Dropout Voltage and Undervoltage Lockout

Dropout voltage is defined as the input-to-output voltage differential at which the output voltage drops 2% below the nominal value that was measured with a V_R + 0.5V differential applied. The MCP1825/ MCP1825S LDO has a very low dropout voltage specification of 210 mV (typical) at 500 mA of output current. See Section 1.0 "Electrical Characteristics" for maximum dropout voltage specifications.

The MCP1825/MCP1825S LDO operates across an input voltage range of 2.1V to 6.0V and incorporates input Undervoltage Lockout (UVLO) circuitry that keeps the LDO output voltage off until the input voltage reaches a minimum of 2.00V (typical) on the rising edge of the input voltage. As the input voltage falls, the LDO output will remain on until the input voltage level reaches 1.82V (typical).

Since the MCP1825/MCP1825S LDO undervoltage lockout activates at 1.82V as the input voltage is falling, the dropout voltage specification does not apply for output voltages that are less than 1.8V.

For high-current applications, voltage drops across the PCB traces must be taken into account. The trace resistances can cause significant voltage drops between the input voltage source and the LDO. For applications with input voltages near 2.1V, these PCB trace voltage drops can sometimes lower the input voltage enough to trigger a shutdown due to undervoltage lockout.

4.8 Overtemperature Protection

The MCP1825/MCP1825S LDO has temperature sensing circuitry to prevent the junction temperature from exceeding approximately 150°C. If the LDO junction temperature does reach 150°C, the LDO output will be turned off until the junction temperature cools to approximately 140°C, at which point the LDO output will automatically resume normal operation. If the internal power dissipation continues to be excessive, the device will again shut off. The junction temperature of the die is a function of power dissipation, ambient temperature and package thermal resistance. See Section 5.0 "Application Circuits/Issues" for more information on LDO power dissipation and junction temperature.

5.0 APPLICATION CIRCUITS/ ISSUES

5.1 **Typical Application**

The MCP1825/MCP1825S is used for applications that require high LDO output current and a power good output.




FIGURE 5-1: Typical Application Circuit.

5.1.1 APPLICATION CONDITIONS

Package Type TO-220-5 Input Voltage Range $3.3V \pm 5\%$ V_{IN} maximum 3.465V V_{IN} minimum 3.135V

0.350V V_{DROPOUT (max)} V_{OUT} (typical) 2.5V

> 500 mA maximum I_{OUT}

0.483W P_{DISS} (typical) = Temperature Rise 14.2°C

5.2 **Power Calculations**

5.2.1 POWER DISSIPATION

The internal power dissipation within the MCP1825/ MCP1825S is a function of input voltage, output voltage, output current and quiescent current. Equation 5-1 can be used to calculate the internal power dissipation for the LDO.

EQUATION 5-1:

 $P_{LDO} = (V_{IN(MAX)}) - V_{OUT(MIN)}) \times I_{OUT(MAX)}$

Where:

P_{LDO} = LDO Pass device internal

power dissipation

 $V_{IN(MAX)}$ = Maximum input voltage

V_{OUT(MIN)} = LDO minimum output voltage

In addition to the LDO pass element power dissipation, there is power dissipation within the MCP1825/ MCP1825S as a result of quiescent or ground current. The power dissipation as a result of the ground current can be calculated using the following equation:

EQUATION 5-2:

 $P_{I(GND)} = V_{IN(MAX)} \times I_{VIN}$

Where:

P_{I(GND} = Power dissipation due to the quiescent current of the LDO

Maximum input voltage

 $V_{IN(MAX)} =$

Current flowing in the V_{IN} pin with no LDO output current

(LDO quiescent current)

The total power dissipated within the MCP1825/ MCP1825S is the sum of the power dissipated in the LDO pass device and the P(I_{GND}) term. Because of the CMOS construction, the typical I_{GND} for the MCP1825/ MCP1825S is 120 μ A. Operating at a maximum V_{IN} of 3.465V results in a power dissipation of 0.12 milli-Watts for a 2.5V output. For most applications, this is small compared to the LDO pass device power dissipation and can be neglected.

maximum continuous operating junction temperature specified for the MCP1825/MCP1825S is +125°C. To estimate the internal junction temperature of the MCP1825/MCP1825S, the total internal power dissipation is multiplied by the thermal resistance from junction to ambient ($R\theta_{JA}$) of the device. The thermal resistance from junction to ambient for the TO-220-5 package is estimated at 29.3°C/W.

EQUATION 5-3:

 $T_{J(MAX)} = P_{TOTAL} \times R\theta_{JA} + T_{AMAX}$

 $T_{J(MAX)}$ = Maximum continuous junction temperature

P_{TOTAL} = Total device power dissipation

 $R\theta_{JA}$ = Thermal resistance from junction to

ambient

T_{AMAX} = Maximum ambient temperature

The maximum power dissipation capability for a package can be calculated given the junction-to-ambient thermal resistance and the maximum ambient temperature for the application. Equation 5-4 can be used to determine the package maximum internal power dissipation.

EQUATION 5-4:

$$P_{D(MAX)} = \frac{(T_{J(MAX)} - T_{A(MAX)})}{R\theta_{JA}}$$

P_{D(MAX)} = Maximum device power dissipation

 $T_{J(MAX)}$ = maximum continuous junction

temperature

 $T_{A(MAX)}$ = maximum ambient temperature

 $R\theta_{JA}$ = Thermal resistance from junction-to-

ambient

EQUATION 5-5:

$$T_{J(RISE)} = P_{D(MAX)} \times R\theta_{JA}$$

T_{J(RISE)} = Rise in device junction temperature over the ambient temperature

P_{D(MAX)} = Maximum device power dissipation

 $R\theta_{JA}$ = Thermal resistance from junction-to-

ambient

EQUATION 5-6:

$$T_J = T_{J(RISE)} + T_A$$

 T_J = Junction temperature

T_{J(RISE)} = Rise in device junction temperature over the ambient temperature

T_A = Ambient temperature

5.3 Typical Application

Internal power dissipation, junction temperature rise, junction temperature and maximum power dissipation is calculated in the following example. The power dissipation as a result of ground current is small enough to be neglected.

5.3.1 POWER DISSIPATION EXAMPLE

Package

Package Type = TO-220-5

Input Voltage

 $V_{IN} = 3.3V \pm 5\%$

LDO Output Voltage and Current

 $V_{OUT} = 2.5V$

 $I_{OUT} = 500 \text{ mA}$

Maximum Ambient Temperature

 $T_{A(MAX)} = 60^{\circ}C$

Internal Power Dissipation

 $P_{LDO(MAX)} = (V_{IN(MAX)} - V_{OUT(MIN)}) \times I_{OUT(MAX)}$

 $P_{LDO} = ((3.3 \text{V x } 1.05) - (2.5 \text{V x } 0.975)) \times 500 \text{ mA}$

 $P_{LDO} = 0.514 \text{ Watts}$

5.3.1.1 Device Junction Temperature Rise

The internal junction temperature rise is a function of internal power dissipation and the thermal resistance from junction-to-ambient for the application. The thermal resistance from junction-to-ambient (R θ_{JA}) is derived from EIA/JEDEC standards for measuring thermal resistance. The EIA/JEDEC specification is JESD51. The standard describes the test method and board specifications for measuring the thermal resistance from junction to ambient. The actual thermal resistance for a particular application can vary depending on many factors such as copper area and thickness. Refer to AN792, "A Method to Determine How Much Power a SOT23 Can Dissipate in an Application" (DS00792), for more information regarding this subject.

 $T_{J(RISE)} = P_{TOTAL} \times R\theta_{JA}$

 $T_{JRISE} = 0.514 \text{ W x } 29.3^{\circ} \text{ C/W}$

 $T_{JRISE} = 15.06$ °C

5.3.1.2 Junction Temperature Estimate

To estimate the internal junction temperature, the calculated temperature rise is added to the ambient or offset temperature. For this example, the worst-case junction temperature is estimated below:

$$T_J = T_{JRISE} + T_{A(MAX)}$$

 $T_J = 15.06^{\circ}C + 60.0^{\circ}C$
 $T_J = 75.06^{\circ}C$

5.3.1.3 Maximum Package Power
Dissipation at 60°C Ambient
Temperature

TO-220-5 (29.3°C/W $R\theta_{JA}$):

$$P_{D(MAX)} = (125^{\circ}C - 60^{\circ}C) / 29.3^{\circ}C/W$$

 $P_{D(MAX)} = 2.218W$

DDPAK-5 (31.2°C/Watt $R\theta_{JA}$):

$$P_{D(MAX)} = (125^{\circ}C - 60^{\circ}C)/31.2^{\circ}C/W$$


 $P_{D(MAX)} = 2.083W$

From this table, you can see the difference in maximum allowable power dissipation between the TO-220-5 package and the DDPAK-5 package.


6.0 PACKAGING INFORMATION

6.1 Package Marking Information

3-Lead DDPAK (MCP1825S)



3-Lead SOT-223 (MCP1825S)




3-Lead TO-220 (MCP1825S)



Example:



Example:



Example:



Legend: XX...X Product Code or Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code


(e3) Pb-free JEDEC® designator for Matte Tin (Sn)

This package is Pb-free. The Pb-free JEDEC designator ((a3)) can be found on the outer packaging for this package.


Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for product code or customer-specific information. Package may or not include the corporate logo.

Package Marking Information (Continued)


5-Lead DDPAK (MCP1825)




5-Lead SOT-223 (MCP1825)




5-Lead TO-220 (MCP1825)



Example:



Example:



Example:



Legend: XX...X Product Code or Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

(e3) Pb-free JEDEC[®] designator for Matte Tin (Sn)


This package is Pb-free. The Pb-free JEDEC designator (@3)

can be found on the outer packaging for this package.

ote: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for product code or customer-specific information. Package may or not include the corporate logo.

3-Lead Plastic (EB) [DDPAK]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Din	nension Limits	MIN	NOM	MAX
Number of Pins	N		3	
Pitch	е		.100 BSC	
Overall Height	А	.160	_	.190
Standoff §	A1	.000	_	.010
Overall Width	E	.380	_	.420
Exposed Pad Width	E1	.245	_	_
Molded Package Length	D	.330	_	.380
Overall Length	Н	.549	_	.625
Exposed Pad Length	D1	.270	_	_
Lead Thickness	С	.014	_	.029
Pad Thickness	C2	.045	_	.065
Lower Lead Width	b	.020	_	.039
Upper Lead Width	b1	.045	_	.070
Foot Length	L	.068	_	.110
Pad Length	L1	_	_	.067
Foot Angle	ф	0°	_	8°

Notes:


- 1. § Significant Characteristic.
- 2. Dimensions D and E do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .005" per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-011B

3-Lead Plastic (EB) [DDPAK]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units			
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	E		.100 BSC	
Pad Width	X2			.423
Pad Length	Y2			.327
Contact Pad Spacing	C1		.252	
Contact Pad Width (X3)	X1	·		.041
Contact Pad Length (X3)	Y1			.157

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing No. C04-2011A

3-Lead Plastic Small Outline Transistor (DB) [SOT-223]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging








Microchip Technology Drawing C04-032 Rev D Sheet 1 of 2

Note:

3-Lead Plastic Small Outline Transistor (DB) [SOT-223]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Number of Leads	Ν		3		
Lead Pitch	е		2.30 BSC		
Outside lead pitch	e1		4.60 BSC		
Overall Height	Α	1	-	1.80	
Standoff	A1	0.02	-	0.10	
Molded Package Height	A2	1.50	1.60	1.70	
Overall Width	Е	6.70	7.00	7.30	
Molded Package Width	E1	3.30	3.50	3.70	
Overall Length	D	6.30	6.50	6.70	
Lead Thickness	С	0.23	0.30	0.35	
Lead Width	b1	0.60	0.76	0.84	
Tab Lead Width	b2	2.90	3.00	3.10	
Foot Length	L	0.75			
Lead Angle	ф	0°	-	10°	

Notes:

- 1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.127mm per side.
- 2. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-032 Rev D Sheet 2 of 2

3-Lead Plastic Small Outline Transistor (DB) [SOT-223]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	N	MILLIMETERS		
Dimension	Dimension Limits		NOM	MAX	
Contact Pitch	Е				
Contact Pitch	E1 4.60 BSC				
Contact Pad Spacing	С		5.90		
Contact Pad Width (X3)	X1	0.95			
Contact Pad Width	X2			3.25	
Contact Pad Length (X4)	Y1			2.15	


Notes:

Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2032 Rev D

3-Lead Transistor Outline Package (AB) - [TO-220]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-034-AB Rev B Sheet 1 of 2

3-Lead Transistor Outline Package (AB) - [TO-220]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	INCHES				
Dimer	MIN	NOM	MAX		
Number of Terminals	N		3		
Terminal Pitch	е		.100 BSC		
Overall Terminal Pitch	e1		.200 BSC		
Overall Height	Α	.160	-	.190	
Tab Thickness	A1	.045	-	.055	
Base to Lead	A2	.090	-	.115	
Terminal Width	b	.025	.033	.040	
Shoulder Width	b2	.045	-	.060	
Terminal Thickness	С	.015	-	.022	
Overall Length	D	.560	.590		
Molded Package Length	D1	.3303			
Exposed Pad Length	D2	.474	.507		
Overall Width	E	.385	-	.415	
Exposed Pad Width	E1	.300 REF			
Allowable Stamping Irregularities Zone	E2	-	-	.030	
Tab Length	H1	.234	-	.258	
Terminal Length	L	.540	-	.560	
Terminal Shoulder Length	L1	.243 REF			
Mounting Hole Diameter	ØP	.146	-	.156	
Mounting Hole Center	Q	.103	-	.113	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-034-AB Rev B Sheet 1 of 2

5-Lead Plastic (ET) [DDPAK]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units				
	Dimension Limits	MIN	NOM	MAX	
Number of Pins	N		5		
Pitch	е		.067 BSC		
Overall Height	А	.160	-	.190	
Standoff §	A1	.000	-	.010	
Overall Width	E	.380	.380 –		
Exposed Pad Width	E1	.245	.245 –		
Molded Package Length	D	.330	-	.380	
Overall Length	Н	.549	.625		
Exposed Pad Length	D1	.270	-	-	
Lead Thickness	С	.014	-	.029	
Pad Thickness	C2	.045	-	.065	
Lead Width	b	.020	_	.039	
Foot Length	L	.068	_	.110	
Pad Length	L1	_	_	.067	
Foot Angle	ф	0°	_	8°	

Notes:


- 1. § Significant Characteristic.
- 2. Dimensions D and E do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .005" per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-012B

5-Lead Plastic (ET) [DDPAK]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	INCHES					
Dimension	Dimension Limits		NOM	MAX		
Contact Pitch E		.067 BSC				
Optional Center Pad Width	X2			.423		
Optional Center Pad Length Y2				.327		
Contact Pad Spacing	C1		.248			
Contact Pad Width (X5)	X1			.041		
Contact Pad Length (X5) Y1				.159		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2012A

5-Lead Plastic Small Outline Transistor (DC) [SOT-223]

lote: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS					
Dimens	ion Limits	MIN	NOM	MAX			
Number of Leads	N		5				
Lead Pitch	е		1.27 BSC				
Outside Lead Pitch	e1		5.08 BSC				
Overall Height	Α	_	_	1.80			
Standoff	A1	0.02	0.10				
Molded Package Height	A2	1.55	1.65				
Overall Width	Е	6.86	7.26				
Molded Package Width	E1	3.45 3.50 3.5					
Overall Length	D	6.45	6.55				
Lead Thickness	С	0.24	0.28	0.32			
Lead Width	b	0.41	0.457	0.51			
Tab Lead Width	b2	2.95	3.00	3.05			
Foot Length	L	0.91	_	1.14			
Lead Angle	ф	0° 4° 8°					

Notes:


- 1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.127 mm per side.
- 2. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-137B

5-Lead Plastic Small Outline Transistor (DC) [SOT-223]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	MILLIMETERS					
Dimension	Limits	MIN	NOM	MAX			
Pad Pitch	Е	1.27 BSC					
Overall Pad Pitch	E1	5.08 BSC					
Pad Spacing	С	6.00					
Pad Width	X1		0.65				
Pad Width	X2	3.2					
Pad Length	Υ	2.0					
Distance Between Pads	G	4.00					
Distance Between Pads	GX	0.62					

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2137A

5-Lead Transistor Outline Type LB03 (AT) - [TO-220]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging






Microchip Technology Drawing C04-036-AT Rev E Sheet 1 of 2

5-Lead Transistor Outline Type LB03 (AT) - [TO-220]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Dimension	Dimension Limits					
Number of Leads	N		5			
Pitch	е		.067 BSC			
Overall Height	Α	.160	.175	.190		
Tab Height	A1	.045	.050	.055		
Seating Plane to Lead	A2	.080	.098	.115		
Lead Width	b	.025 .033 .040				
Lead Thickness	С	.012	.020			
Lead Length	L	.500 .540 .5				
Total Body Length Including Tab	D	.542 .580 .619				
Molded Body Length	D1	.348 .354 .360				
Total Width	Е	.380 .400 .4				
Pad Width	E1	0.256 REF				
Pad Length	D2	0.486 REF				
Hole Diameter	ØP	.146 .151 .156				
Hole Center to Tab Edge	Q	.103 .108 .1				
Molded Body Draft Angle	θ1	3	7	10		
Molded Body Draft Angle	θ2	1	4	7		

Notes.

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-036-AT Rev E Sheet 2 of 2

NOTES:

APPENDIX A: REVISION HISTORY

Revision C (June 2022)

- · Updated document layout.
- Updated Section 6.0 "Packaging Information".
- Added automotive qualification to Features and examples to Product Identification System.

Revision B (February 2008)

- Updated Figure 2-4, Figure 2-5, Figure 2-16, Figure 2-29, and Figure 2-30.
- Updated package outline drawings and landing pattern drawings to Section 6.0 "Packaging Information".

Revision A (August 2007)

· Original release of this document.

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

DARTING YY Y Y Y YYY						Examples:						
PART NO. XX Device Outpu Voltag Device:	e Code MCP1825:	: 500 mA Lo	w Dropou	ıt Regulator	XXX alification	b) c) d)	MCP MCP MCP	1825-0 1825-1 1825-1 1825-2 1825-3	202E/) 802E/) 502E/)	XX: XX: XX:	1.2\ 1.8\ 2.5\	V LDO Regulator V LDO Regulator V LDO Regulator V LDO Regulator V LDO Regulator
	MCP1825 MCP1825 MCP1825	Tape and I S: 500 mA Lo	Reel w Dropou w Dropou	ut Regulator ut Regulator ut Regulator		f) g) h)	MCP MCP	1825-3 1825-5 1825-A	302E/X 002E/X DJE/X	XX: XX: XX:	3.3\ 5.0\ AD. : 3.3\	V LDO Regulator V LDO Regulator J LDO Regulator V LDO Regulator,
Output Voltage *:	12 = 18 = 25 = 30 = 33 = 50 = =	0.8V "Standard 1.2V "Standard 1.8V "Standard 2.5V "Standard 3.0V "Standard 3.3V "Standard 5.0V "Standard Adjustable Out	d" d" d" d" d" d"	no ** (MCP182	5 Only)	j) a)		1825-A 21825S			Auto ADJ 5LD Auto	O SOT-223 package, comotive Qualified J LDO Regulator, O DDPACK package, comotive Qualified 0.8V LDO Regulator
	*Contact fa	actory for other DJ is used, the ce" columns do	output vo "extra fea	Itage options Iture code" and	,,	b) c) d) e)	MCF MCF	91825S 91825S 91825S 91825S	-1802E -2502E	E/YY: E/YY:	1	1.2V LDO Regulator .8V LDO Regulator 2.5V LDO Regulator 3.0V LDO Regulator
Extra Feature Code:	0 =	Fixed				f) g) h)	MCF	1825S 1825S 1825S	-5002E	E/YY:	5	3.3V LDO Regulator 5.0V LDO Regulator 3.3 V LDO Regulator,
Tolerance:	2 =	2.5% (Standar	d)								3 A	SLDSOT-233package, Automotive Qualified
Temperature:	E =	-40°C to +125	°C			i)	MCP	1825ST	Г-3302	E/EBVA	3	3.3 V LDO Regulator, BLDSOT-233package, Automotive Qualified
Package Type:	AT = EB = ET = DB =	Plastic Transis Plastic Transis Plastic, DDPAI Plastic, DDPAI Plastic Small T Plastic Small T	tor Outlind K, 3-lead K, 5-lead Transistor	e, TO-220, 5-le Outline, SOT-2	ad 23, 3-lead	XX	= = =	DC f	or 5LE	TO-22 SOT- DDPA	223	package
		(Adjustable) or	nly availat	ole in 5-lead ve	rsion.	YY	' = = =	DB f	or 3LE		223 p	ackage package ackage
Qualification:		Standard Part Automotive AE	C-Q100 (Qualified			_	ED 10	UI JLL	י טטריי	viv he	aunay u

NOTES:

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to
 continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https://www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the LLS A

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, NVM Express, NVMe, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, Symmcom, and Trusted Time are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2008-2022, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-0791-5



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address:

www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Tel: 281-894-5983 Indianapolis Noblesville, IN

Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen

Tel: 86-755-8864-2200 China - Suzhou

Tel: 86-186-6233-1526 China - Wuhan

Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka

Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770

Korea - Daegu Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

EUROPE

Austria - Wels Tel: 43-7242-2244-39

Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820