

EN: This Datasheet is presented by the manufacturer.

Please visit our website for pricing and availability at www.hestore.hu.





SBOS068C - JANUARY 1997 - REVISED JANUARY 2005

# SINGLE-SUPPLY, microPower CMOS OPERATIONAL AMPLIFIERS microAmplifier™ Series

## **FEATURES**

- SINGLE-SUPPLY OPERATION
- RAIL-TO-RAIL OUTPUT (within 3mV)
- microPOWER:  $I_Q = 20\mu A/Amplifier$
- microSIZE PACKAGES
- LOW OFFSET VOLTAGE: 125µV max
- SPECIFIED FROM V<sub>S</sub> = 2.3V to 5.5V
- SINGLE, DUAL, AND QUAD VERSIONS

## **APPLICATIONS**


- BATTERY-POWERED INSTRUMENTS
- PORTABLE DEVICES
- HIGH-IMPEDANCE APPLICATIONS
- PHOTODIODE PRE-AMPS
- PRECISION INTEGRATORS
- MEDICAL INSTRUMENTS
- TEST EQUIPMENT


## DESCRIPTION

OPA336 series *micro*Power CMOS operational amplifiers are designed for battery-powered applications. They operate on a single supply with operation as low as 2.1V. The output is rail-to-rail and swings to within 3mV of the supplies with a  $100 \mathrm{k}\Omega$  load. The common-mode range extends to the negative supply—ideal for single-supply applications. Single, dual, and quad versions have identical specifications for maximum design flexibility.

In addition to small size and low quiescent current ( $20\mu A/amplifier$ ), they feature low offset voltage ( $125\mu V$  max), low input bias current (1pA), and high open-loop gain (115dB). Dual and quad designs feature completely independent circuitry for lowest crosstalk and freedom from interaction.

OPA336 packages are the tiny SOT23-5 surface mount and SO-8 surface-mount. OPA2336 come in the miniature MSOP-8 surface-mount, SO-8 surface-mount, and DIP-8 packages. The OPA4336 package is the space-saving SSOP-16 surface-mount. All are specified from -40°C to +85°C and operate from -55°C to +125°C. A macromodel is available for download (at www.ti.com) for design analysis.







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



NC = No Connection

#### PACKAGE/ORDERING INFORMATION(1)

PRODUCT	PACKAGE-LEAD	PACKAGE DRAWING DESIGNATOR	PACKAGE MARKING
Single			
OPA336N	SOT23-5	DBV	A36 <sup>(2)</sup>
OPA336NA	SOT23-5	DBV	A36 <sup>(2)</sup>
OPA336NJ	SOT23-5	DBV	J36
OPA336U	SO-8 Surface-Mount	D	OPA336U
OPA336UA	SO-8 Surface-Mount	D	OPA336UA
OPA336UJ	SO-8 Surface-Mount	D	OPA336UJ
Dual OPA2336E	MSOP-8 Surface-Mount	DGK	B36 <sup>(2)</sup>
OPA2336EA OPA2336P	MSOP-8 Surface-Mount DIP-8	DGK P	B36 <sup>(2)</sup> OPA2336P
OPA2336PA	DIP-8	P	OPA2336PA
OPA2336U OPA2336UA	SO-8 Surface-Mount SO-8 Surface-Mount	D D	OPA2336U OPA2336UA
<b>Quad</b> OPA4336EA	SSOP-16 Surface-Mount	DBQ	OPA4336EA

NOTES: (1) For the most current package and ordering information, see the package option addendum at the end of this data sheet. (2) Grade will be marked on the Reel.

#### **ABSOLUTE MAXIMUM RATINGS(1)**

Supply Voltage	7.5V
Signal Input Terminals, Voltage(2)	.(V-) -0.3V to (V+) +0.3V
Current <sup>(2)</sup>	10mA
Output Short-Circuit(3)	Continuous
Operating Temperature	55°C to +125°C
Storage Temperature	55°C to +125°C
Junction Temperature	150°C
Lead Temperature (soldering, 10s)	300°C
ESD Rating:	
Charged Device Model, OPA336 NJ and UJ	only (CDM)(4) 1000V
Human Body Model (HBM)(4)	500V
Machine Model (MM)(4)	100V

NOTES: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only. Functional operation of the device at these conditions, or beyond the specified operating conditions, is not implied. (2) Input terminals are diode-clamped to the power supply rails. Input signals that can swing more than 0.3V beyond the supply rails should be current-limited to 10mA or less. (3) Short-circuit to ground, one amplifier per package. (4) OPA336 NJ and UJ have been tested to CDM of 1000V. All other previous package versions have been tested using HBM and MM. Results are shown.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



# ELECTRICAL CHARACTERISTICS: $V_S = 2.3V$ to 5.5V

**Boldface** limits apply over the specified temperature range,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ .

At  $T_A$  = +25°C,  $V_S$  = +5V, and  $R_L$  = 25k $\Omega$  connected to  $V_S/2$ , unless otherwise noted.

			DPA336N, PA2336E,		OPA23	336NA, 36EA, F	PA, UA	OP#	\336N.	J, UJ	
PARAMETER	CONDITION	MIN	TYP(1)	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
OFFSET VOLTAGE Input Offset Voltage Vos vs Temperature dVos/dT vs Power Supply PSRR Over Temperature Channel Separation, dc	$V_S = 2.3V \text{ to } 5.5V$ $V_S = 2.3V \text{ to } 5.5V$		±60 ± <b>1.5</b> 25	±125		* * *	±500 * *	*	±500 * *	±2500 * *	μV μ <b>V</b> /° <b>C</b> μV/V μ <b>V</b> /V
INPUT BIAS CURRENT   Input Bias Current   IB			±1	±10 ± <b>60</b> ±10		*	* *		*	* *	pA <b>pA</b> pA
$\label{eq:Noise} \begin{split} & \text{NOISE} \\ & \text{Input Voltage Noise, f} = 0.1 \text{ to } 10\text{Hz} \\ & \text{Input Voltage Noise Density, f} = 1\text{kHz e}_n \\ & \text{Current Noise Density, f} = 1\text{kHz} & i_n \end{split}$			3 40 30			* *			* * *		μVp-p nV/√Hz fA/√Hz
INPUT VOLTAGE RANGE Common-Mode Voltage Range V <sub>CM</sub> Common-Mode Rejection Ratio CMRR Over Temperature	$-0.2V < V_{CM} < (V+) -1V$ $-0.2V < V_{CM} < (V+) -1V$	-0.2 80 <b>76</b>	90	(V+) -1	* 76 <b>74</b>	86	*	* 76 <b>74</b>	86	*	V dB <b>dB</b>
INPUT IMPEDANCE Differential Common-Mode			10 <sup>13</sup>    2 10 <sup>13</sup>    4			*			*		$\Omega \parallel pF$ $\Omega \parallel pF$
OPEN-LOOP GAIN Open-Loop Voltage Gain Over Temperature	$\begin{aligned} R_L &= 25k\Omega, \ 100mV < V_O < (V+) - 100mV \\ R_L &= 25k\Omega, \ 100mV < V_O < (V+) - 100mV \\ R_L &= 5k\Omega, \ 500mV < V_O < (V+) - 500mV \end{aligned}$	100 <b>100</b> 90	115 106		90 <b>90</b> *	*		90 <b>90</b> *	*		dB dB dB
Over Temperature  FREQUENCY RESPONSE Gain-Bandwidth Product GBW Slew Rate SR Overload Recovery Time	$R_L = 5k\Omega$ , $500mV < V_O < (V+) - 500mV$ $V_S = 5V, G = 1$ $V_S = 5V, G = 1$ $V_{IN} \bullet G = V_S$	90	100 0.03 100		*	* *		*	* *		dB kHz V/μs μs
OUTPUT Voltage Output Swing from Rail(2)  Over Temperature  Over Temperature Short-Circuit Current Capacitive Load Drive  CLOAD	$\begin{split} R_L &= 100k\Omega,\ A_{OL} \geq 70dB \\ R_L &= 25k\Omega,\ A_{OL} \geq 90dB \\ R_L &= 25k\Omega,\ A_{OL} \geq 90dB \\ R_L &= 5k\Omega,\ A_{OL} \geq 90dB \\ R_L &= 5k\Omega,\ A_{OL} \geq 90dB \end{split}$		3 20 70 ±5 See Text	100 100 500 <b>500</b>		* * * *	* * *		* * * *	* * *	mV mV mV mV mA
POWER SUPPLY Specified Voltage Range Vs Minimum Operating Voltage Quiescent Current (per amplifier) Iours Over Temperature	I <sub>O</sub> = 0 I <sub>O</sub> = 0	2.3	2.1 20	5.5 32 <b>36</b>	*	*	* *	*	* 23	* 38 <b>42</b>	V V μΑ μ <b>Α</b>
TEMPERATURE RANGE Specified Range Operating Range Storage Range Thermal Resistance θ <sub>JA</sub> SOT-23-5 Surface-Mount MSOP-8 Surface-Mount SO-8 Surface-Mount DIP-8 SSOP-16 Surface-Mount DIP-14		-40 -55 -55	200 150 150 100 100 80	+85 +125 +125	* * *	* * * * *	* *	* * *	*	* * *	°C °C °C °C °C °C/W °C/W °C/W °C/W °C/W


<sup>\*</sup>Specifications same as OPA2336E, P, U.


NOTES: (1)  $V_S = +5V$ . (2) Output voltage swings are measured between the output and positive and negative power-supply rails.





# **TYPICAL CHARACTERISTICS**


At  $T_A$  = +25°C,  $V_S$  = +5V, and  $R_L$  = 25k $\Omega$  connected to  $V_S/2$ , unless otherwise noted.




















# TYPICAL CHARACTERISTICS (Cont.)


At  $T_A = +25$ °C,  $V_S = +5V$ , and  $R_L = 25k\Omega$  connected to  $V_S/2$ , unless otherwise noted.




















# **TYPICAL CHARACTERISTICS (Cont.)**


At  $T_A$  = +25°C,  $V_S$  = +5V, and  $R_L$  = 25k $\Omega$  connected to  $V_S/2$ , unless otherwise noted.














# **APPLICATIONS INFORMATION**

OPA336 series op amps are fabricated on a state-of-the-art 0.6 micron CMOS process. They are unity-gain stable and suitable for a wide range of general-purpose applications. Power-supply pins should be bypassed with  $0.01\mu F$  ceramic capacitors. OPA336 series op amps are protected against reverse battery voltages.

#### **OPERATING VOLTAGE**

OPA336 series op amps can operate from a +2.1V to +5.5V single supply with excellent performance. Most behavior remains unchanged throughout the full operating voltage range. Parameters which vary significantly with operating voltage are shown in the typical characteristics. OPA336 series op amps are fully specified for operation from +2.3V to +5.5V; a single limit applies over the supply range. In addition, many parameters are ensured over the specified temperature range, -40°C to +85°C.

#### **INPUT VOLTAGE**

The input common-mode range of OPA336 series op amps extends from (V-) – 0.2V to (V+) – 1V. For normal operation, inputs should be limited to this range. The absolute maximum input voltage is 300mV beyond the supplies. Thus, inputs greater than the input common-mode range but less than maximum input voltage, while not valid, will not cause any damage to the op amp. Furthermore, the inputs may go beyond the power supplies without phase inversion, as shown in Figure 1, unlike some other op amps.




FIGURE 1. No Phase Inversion with Inputs Greater than the Power-Supply Voltage.

Normally, input bias current is approximately 1pA. However, input voltages exceeding the power supplies can cause excessive current to flow in or out of the input pins. Momentary voltages greater than the power supply can be tolerated as long as the current on the input pins is limited to 10mA. This is easily accomplished with an input resistor, as shown in Figure 2.




FIGURE 2. Input Current Protection for Voltages Exceeding the Supply Voltage.

#### **CAPACITIVE LOAD AND STABILITY**

OPA336 series op amps can drive a wide range of capacitive loads. However, all op amps under certain conditions may become unstable. Op-amp configuration, gain, and load value are just a few of the factors to consider when determining stability.

When properly configured, OPA336 series op amps can drive approximately 10,000pF. An op amp in unity-gain configuration is the most vulnerable to capacitive load. The capacitive load reacts with the op amp's output resistance, along with any additional load resistance, to create a pole in the response which degrades the phase margin. In unity gain, OPA336 series op amps perform well with a pure capacitive load up to about 300pF. Increasing gain enhances the amplifier's ability to drive loads beyond this level.

One method of improving capacitive load drive in the unity-gain configuration is to insert a  $50\Omega$  to  $100\Omega$  resistor inside the feedback loop, as shown in Figure 3. This reduces ringing with large capacitive loads while maintaining DC




FIGURE 3. Series Resistor in Unity-Gain Configuration Improves Capacitive Load Drive.



accuracy. For example, with  $R_L = 25 k\Omega$ , OPA336 series op amps perform well with capacitive loads in excess of 1000pF, as shown in Figure 4. Without  $R_S$ , capacitive load drive is typically 350pF for these conditions, as shown in Figure 5.




FIGURE 4. Small-Signal Step Response Using Series Resistor to Improve Capacitive Load Drive.

Alternatively, the resistor may be connected in series with the output outside of the feedback loop. However, if there is a resistive load parallel to the capacitive load, it and the series resistor create a voltage divider. This introduces a Direct Current (DC) error at the output; however, this error may be insignificant. For instance, with  $R_L=100k\Omega$  and  $R_S=100\Omega$ , there is only about a 0.1% error at the output.

Figure 5 shows the recommended operating regions for the OPA336. Decreasing the load resistance generally improves capacitive load drive. Figure 5 also illustrates how stability differs depending on where the resistive load is connected. With G = +1 and  $R_L = 10 k\Omega$  connected to  $V_S/2$ , the OPA336 can typically drive 500pF. Connecting the same load to ground improves capacitive load drive to 1000pF.




FIGURE 5. Stability—Capacitive Load vs Resistive Load.

www.ti.com

11-Nov-2025

# **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
OPA2336E/250	Active	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 85	B36
OPA2336E/250.B	Active	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 85	B36
OPA2336E/2K5	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 85	B36
OPA2336E/2K5.B	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 85	B36
OPA2336EA/250	Active	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	Call TI   Sn	Level-2-260C-1 YEAR	-40 to 85	B36
OPA2336EA/250.B	Active	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 85	B36
OPA2336EA/250G4	Active	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 85	B36
OPA2336EA/2K5	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	Call TI   Sn	Level-2-260C-1 YEAR	-40 to 85	B36
OPA2336EA/2K5.B	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 85	B36
OPA2336U	Active	Production	SOIC (D)   8	75   TUBE	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 85	OPA 2336U
OPA2336U.B	Active	Production	SOIC (D)   8	75   TUBE	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 85	OPA 2336U
OPA2336U/2K5	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 85	OPA 2336U
OPA2336U/2K5.B	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 85	OPA 2336U
OPA2336UA	Active	Production	SOIC (D)   8	75   TUBE	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 85	OPA 2336U A
OPA2336UA.B	Active	Production	SOIC (D)   8	75   TUBE	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 85	OPA 2336U A
OPA2336UA/2K5	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 85	OPA 2336U A
OPA2336UA/2K5.B	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 85	OPA 2336U A
OPA2336UA/2K5G4	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 85	OPA 2336U A





11-Nov-2025 www.ti.com

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
OPA2336UG4	Active	Production	SOIC (D)   8	75   TUBE	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 85	OPA 2336U
OPA336N/250	Active	Production	SOT-23 (DBV)   5	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-	A36
OPA336N/250.B	Active	Production	SOT-23 (DBV)   5	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	A36
OPA336N/250G4	Active	Production	SOT-23 (DBV)   5	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	See OPA336N/250	A36
OPA336N/3K	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-	A36
OPA336N/3K.B	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	A36
OPA336N/3KG4	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	See OPA336N/3K	A36
OPA336NA/250	Active	Production	SOT-23 (DBV)   5	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-	A36
OPA336NA/250.B	Active	Production	SOT-23 (DBV)   5	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	A36
OPA336NA/250G4	Active	Production	SOT-23 (DBV)   5	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	See OPA336NA/250	A36
OPA336NA/3K	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-	A36
OPA336NA/3K.B	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	A36
OPA336NA/3KG4	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	See OPA336NA/3K	A36
OPA336NJ/250	Active	Production	SOT-23 (DBV)   5	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	J36
OPA336NJ/250.B	Active	Production	SOT-23 (DBV)   5	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	J36
OPA336NJ/250G4	Active	Production	SOT-23 (DBV)   5	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	J36
OPA336NJ/250G4.B	Active	Production	SOT-23 (DBV)   5	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	J36
OPA336NJ/3K	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	J36
OPA336NJ/3K.B	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	J36
OPA336U	Active	Production	SOIC (D)   8	75   TUBE	Yes	Call TI	Level-2-260C-1 YEAR	-	OPA 336U
OPA336U.B	Active	Production	SOIC (D)   8	75   TUBE	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 85	OPA 336U
OPA336U/2K5	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	Call TI	Level-2-260C-1 YEAR	-	OPA 336U
OPA336U/2K5.B	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 85	OPA 336U
OPA336UA	Active	Production	SOIC (D)   8	75   TUBE	Yes	Call TI	Level-2-260C-1 YEAR	·	OPA 336U A





www.ti.com

11-Nov-2025

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
OPA336UA.B	Active	Production	SOIC (D)   8	75   TUBE	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 85	OPA 336U A
OPA336UA/2K5	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	Call TI	Level-2-260C-1 YEAR	-	OPA 336U A
OPA336UA/2K5.B	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 85	OPA 336U A
OPA4336EA/250	Active	Production	SSOP (DBQ)   16	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 4336EA
OPA4336EA/250.B	Active	Production	SSOP (DBQ)   16	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 4336EA
OPA4336EA/250G4	Active	Production	SSOP (DBQ)   16	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 4336EA
OPA4336EA/2K5	Active	Production	SSOP (DBQ)   16	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 4336EA
OPA4336EA/2K5.B	Active	Production	SSOP (DBQ)   16	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 4336EA

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF OPA336:

Enhanced Product : OPA336-EP


NOTE: Qualified Version Definitions:


• Enhanced Product - Supports Defense, Aerospace and Medical Applications



www.ti.com 27-Sep-2025


## **TAPE AND REEL INFORMATION**





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2336E/250	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2336E/2K5	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2336EA/250	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2336EA/2K5	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2336U/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA2336UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA336N/250	SOT-23	DBV	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
OPA336N/250	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
OPA336N/3K	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
OPA336NA/250	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
OPA336NA/250	SOT-23	DBV	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
OPA336NA/3K	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
OPA336NJ/250	SOT-23	DBV	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
OPA336NJ/250	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
OPA336NJ/250G4	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
OPA336NJ/3K	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3




# **PACKAGE MATERIALS INFORMATION**

www.ti.com 27-Sep-2025

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA336NJ/3K	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
OPA336U/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA336UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA4336EA/250	SSOP	DBQ	16	250	180.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA4336EA/2K5	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com 27-Sep-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2336E/250	VSSOP	DGK	8	250	213.0	191.0	35.0
OPA2336E/2K5	VSSOP	DGK	8	2500	353.0	353.0	32.0
OPA2336EA/250	VSSOP	DGK	8	250	213.0	191.0	35.0
OPA2336EA/2K5	VSSOP	DGK	8	2500	353.0	353.0	32.0
OPA2336U/2K5	SOIC	D	8	2500	353.0	353.0	32.0
OPA2336UA/2K5	SOIC	D	8	2500	353.0	353.0	32.0
OPA336N/250	SOT-23	DBV	5	250	203.0	203.0	35.0
OPA336N/250	SOT-23	DBV	5	250	180.0	180.0	18.0
OPA336N/3K	SOT-23	DBV	5	3000	180.0	180.0	18.0
OPA336NA/250	SOT-23	DBV	5	250	180.0	180.0	18.0
OPA336NA/250	SOT-23	DBV	5	250	203.0	203.0	35.0
OPA336NA/3K	SOT-23	DBV	5	3000	180.0	180.0	18.0
OPA336NJ/250	SOT-23	DBV	5	250	203.0	203.0	35.0
OPA336NJ/250	SOT-23	DBV	5	250	180.0	180.0	18.0
OPA336NJ/250G4	SOT-23	DBV	5	250	180.0	180.0	18.0
OPA336NJ/3K	SOT-23	DBV	5	3000	203.0	203.0	35.0
OPA336NJ/3K	SOT-23	DBV	5	3000	180.0	180.0	18.0
OPA336U/2K5	SOIC	D	8	2500	353.0	353.0	32.0



# **PACKAGE MATERIALS INFORMATION**


www.ti.com 27-Sep-2025

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA336UA/2K5	SOIC	D	8	2500	353.0	353.0	32.0
OPA4336EA/250	SSOP	DBQ	16	250	213.0	191.0	35.0
OPA4336EA/2K5	SSOP	DBQ	16	2500	353.0	353.0	32.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 27-Sep-2025

## **TUBE**




\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
OPA2336U	D	SOIC	8	75	506.6	8	3940	4.32
OPA2336U.B	D	SOIC	8	75	506.6	8	3940	4.32
OPA2336UA	D	SOIC	8	75	506.6	8	3940	4.32
OPA2336UA.B	D	SOIC	8	75	506.6	8	3940	4.32
OPA2336UG4	D	SOIC	8	75	506.6	8	3940	4.32
OPA336U	D	SOIC	8	75	506.6	8	3940	4.32
OPA336U.B	D	SOIC	8	75	506.6	8	3940	4.32
OPA336UA	D	SOIC	8	75	506.6	8	3940	4.32
OPA336UA.B	D	SOIC	8	75	506.6	8	3940	4.32



SMALL OUTLINE TRANSISTOR




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE



#### NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.




# **PACKAGE OUTLINE**



SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT




## NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SHRINK SMALL-OUTLINE PACKAGE




## NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch, per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MO-137, variation AB.



SHRINK SMALL-OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025