

EN: This Datasheet is presented by the manufacturer.

Please visit our website for pricing and availability at <u>www.hestore.hu</u>.

September 2001



FDC6420C

20V N & P-Channel PowerTrench® MOSFETs


General Description

These N & P-Channel MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize on-state resistance and yet maintain superior switching performance.

These devices have been designed to offer exceptional power dissipation in a very small footprint for applications where the bigger more expensive SO-8 and TSSOP-8 packages are impractical.

Applications

- DC/DC converter
- Load switch
- LCD display inverter



SuperSOT™-6

Absolute Maximum Ratings T_{A=25°C} unless otherwise noted

Symbol	Parameter		Q1	Q2	Units
V _{DSS}	Drain-Source Voltage		20	-20	V
V _{GSS}	Gate-Source Voltage		±12	±12	V
ID	Drain Current – Continuous	(Note 1a)	3.0	-2.2	Α
	– Pulsed		12	6	
PD	Power Dissipation for Single Operation	(Note 1a)	0.96		
		(Note 1b)	0	.9	W
		(Note 1c)	0	.7	
T _J , T _{STG}	Operating and Storage Junction Temperatu	ire Range	–55 to	°C	
Therma	I Characteristics				
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	1:	30	°C/W
R _{0JC}	Thermal Resistance, Junction-to-Case	(Note 1)	60		°C/W


Package Marking and Ordering Information

.420 FDC6420C 7" 8mm 3000 units	Device Marking	Device	Reel Size	Tape width	Quantity
	.420	FDC6420C	7"	8mm	3000 units

©2001 Fairchild Semiconductor Corporation

Features

- Q1 3.0 A, 20V. $R_{DS(ON)} = 70 \text{ m}\Omega @ V_{GS} = 4.5 \text{ V}$ $R_{DS(ON)} = 95 \text{ m}\Omega @ V_{GS} = 2.5 \text{ V}$
- Q2 –2.2 A, 20V. $R_{DS(ON)}$ = 125 m Ω @ V_{GS} = –4.5 V $R_{DS(ON)}$ = 190 m Ω @ V_{GS} = –2.5 V
- Low gate charge
- High performance trench technology for extremely low R_{DS(ON)}.
- SuperSOT –6 package: small footprint (72% smaller than SO-8); low profile (1mm thick).



Electrical Characteristics $T_A = 25^{\circ}C$ unless otherwise noted Symbol Min Max Units Parameter **Test Conditions** Тур **Off Characteristics** 20 $V_{GS} = 0 V$, $I_{D} = 250 \ \mu A$ Q1 ٧ $\mathsf{BV}_{\mathsf{DSS}}$ Drain-Source Breakdown Voltage $V_{GS} = 0 V$, $I_{D} = -250 \ \mu A$ Q2 -20 $I_D = 250 \ \mu A$, Ref. to $25^{\circ}C$ ΔBV_{DSS} Breakdown Voltage Temperature Q1 13 mV/°C Coefficient $I_D = -250 \ \mu A$, Ref. to $25^{\circ}C$ Q2 -11 $\Delta T_{\rm J}$ $V_{DS} = 16 V$, $V_{GS} = 0 V$ Q1 1 Zero Gate Voltage Drain Current μΑ IDSS $V_{DS} = -16 V$, $V_{GS} = 0 V$ Q2 -1 Q1 100 I_{GSSF} Gate-Body Leakage, Forward nA Q2 100 $V_{GS} = -12 \text{ V}, \quad V_{DS} = 0 \text{ V}$ -100 Q1 Gate-Body Leakage, Reverse nA IGSSR $V_{GS} = -12 V$, $V_{DS} = 0 V$ Q2 -100 On Characteristics (Note 2) Gate Threshold Voltage $V_{\text{DS}} = V_{\text{GS}}, \, I_{\text{D}} = 250 \; \mu \text{A}$ 0.5 0.9 V $V_{\text{GS(th)}}$ Q1 1.5 Q2 $V_{DS} = V_{GS}, I_D = -250 \ \mu A$ -0.6 -1.0 -1.5 $\Delta V_{GS(th)}$ Gate Threshold Voltage mV/°C Q1 $I_D = 250 \ \mu A$, Ref. To $25^{\circ}C$ -3 **Temperature Coefficient** ΔT_{\perp} $I_D = -250 \ \mu A$, Ref. to $25^{\circ}C$ -3 Q2 $V_{GS} = 4.5 V$, $I_D = 3.0 A$ $R_{\text{DS(on)}}$ 50 70 Static Drain-Source Q1 mΩ $V_{GS} = 2.5 V$, $I_D = 2.5 A$ 95 66 **On-Resistance** $V_{GS} = 4.5 \text{ V}, I_D = 3.0 \text{ A}, T_J = 125^{\circ}\text{C}$ 106 71 $V_{GS} = -4.5 \text{ V}, I_D = -2.2 \text{ A}$ 125 100 Q2 $V_{GS} = -2.5 \text{ V}, I_D = -1.8 \text{ A}$ 190 145 $V_{GS} = -4.5 V, I_D = -2.2 A, T_J = 125^{\circ}C$ 184 137 $V_{\text{GS}} = 4.5 \text{ V}, \quad V_{\text{DS}} = 5 \text{ V}$ **On–State Drain Current** А Q1 12 I_{D(on)} $V_{GS} = -4.5 V, V_{DS} = -5 V$ Q2 -6 $V_{DS} = 5 V$ $I_{D} = 2.5 \text{ A}$ Forward Transconductance 10 S Q1 **g**_{FS} $V_{DS} = -5 V$ Q2 $I_{D} = -2.0A$ 6 **Dynamic Characteristics** $V_{DS}=10 V$, $V_{GS}=0 V$, f=1.0MHz C_{iss} Input Capacitance Q1 324 pF Q2 V_{DS}=-10 V, V_{GS}= 0 V, f=1.0MHz 337 V_{DS} =10 V, V _{GS}= 0 V, f=1.0MHz Coss **Output Capacitance** Q1 82 pF V_{DS}=-10 V, V_{GS}= 0 V, f=1.0MHz Q2 88 C_{rss} **Reverse Transfer Capacitance** V_{DS}=10 V, V_{GS}= 0 V, f=1.0MHz 42 pF Q1 V_{DS}=-10 V, V_{GS}= 0 V, f=1.0MHz Q2 51 Switching Characteristics (Note 2) Turn-On Delay Time 5 10 t_{d(on)} Q1 For Q1: ns $V_{\text{DS}} = 10 \text{ V},$ $I_{DS}=1$ A Q2 9 18 V_{GS} = 4.5 V, R_{GEN} = 6 Ω t, Turn-On Rise Time Q1 7 14 ns Q2 For **Q2**: 12 22 $V_{DS} = -10 V$, $I_{DS} = -1 A$ Turn-Off Delay Time 13 23 Q1 t_{d(off)} ns V_{GS} = -4.5 V, R_{GEN} = 6 Ω 10 20 Q2 Turn-Off Fall Time 1.6 3 tf Q1 ns Q2 5 10 Qg 3.3 4.6 **Total Gate Charge** Q1 nC For Q1: $V_{DS} = 10 V$, 3.7 I_{DS}= 3.0 A Q2 $V_{GS} = 4.5 V$, 0.95 Q_{gs} Gate-Source Charge Q1 nC For **Q2**: 0.68 Q2 $V_{DS} = -10 \text{ V}, \text{ I}_{DS} = -2.2 \text{ A}$ Q_{gd} Gate-Drain Charge Q1 0.7 nC $V_{GS} = -4.5 V$, Q2 1.3

FDC6420C

FDC6420C Rev C(W)

-			8					
Symbol	Parameter		Test Conditions	Min	Тур	Max	Units	
Drain-S	ource Diode Characterist	tics a	nd Maximum Ratings					
1	Maria Oralia Daria Or	is de Fernuerd Ourrent	01			0.0	А	
Is	Maximum Continuous Drain–So	Durce L	node Forward Current	Q1			0.8	A
IS	Maximum Continuous Drain-Sc	burce L	node Forward Current	Q2			-0.8	A
V _{SD}	Drain–Source Diode Forward	Q1				0.7		A

Notes:

1. R_{6JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{6JC} is guaranteed by design while R_{6CA} is determined by the user's board design.



a) 130 °C/W when mounted on a 0.125 in² pad of 2 oz. copper.




b) 140 °C/W when mounted on a .004 in² pad of 2 oz copper

c) 180 C°/W when mounted on a minimum pad.


FDC6420C

Scale 1 : 1 on letter size paper


2. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%




FDC6420C



FDC6420C



FDC6420C Rev C(W)



FDC6420C

FDC6420C Rev C(W)

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ Bottomless™ CoolFET™ *CROSSVOLT*™ DenseTrench™ DOME™ **EcoSPARK™** E²CMOS[™] EnSigna™ FACT™ FACT Quiet Series[™] FAST ® FASTr™ FRFET™ GlobalOptoisolator[™] POP[™] GTO™ HiSeC™ ISOPLANAR™ LittleFET™ MicroFET™ MicroPak™ MICROWIRE™

OPTOLOGIC™ OPTOPLANAR™ PACMAN™ Power247™ PowerTrench[®] QFET™ OS™ QT Optoelectronics[™] Quiet Series[™] SILENT SWITCHER®

SMART START™ VCX™ STAR*POWER™ Stealth™ SuperSOT™-3 SuperSOT[™]-6 SuperSOT[™]-8 SyncFET™ TinyLogic™ TruTranslation™ UHC™ UltraFET[®]

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY. FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS. NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Product Status	Definition
Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	Formative or In Design First Production Full Production

Rev. H4