

EN: This Datasheet is presented by the manufacturer.

Please visit our website for pricing and availability at <u>www.hestore.hu</u>.



Sample &

Buv





SCES217Y - APRIL 1999 - REVISED APRIL 2014

SN74LVC1G08 Single 2-Input Positive-AND Gate

Technical

Documents

1 Features

- Available in the Ultra Small 0.64-mm² Package (DPW) With 0.5-mm Pitch
- Supports 5-V V_{CC} Operation
- Inputs Accept Voltages to 5.5 V
- Provides Down Translation to V_{CC}
- Max t_{pd} of 3.6 ns at 3.3 V
- Low Power Consumption, 10-µA Max I_{CC}
- ±24-mA Output Drive at 3.3 V
- I_{off} Supports Live Insertion, Partial-Power-Down Mode, and Back Drive Protection
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

2 Applications

- ATCA Solutions
- Active Noise Cancellation (ANC)
- Barcode Scanner
- Blood Pressure Monitor
- CPAP Machine
- Cable Solutions
- DLP 3D Machine Vision, Hyperspectral Imaging, Optical Networking, and Spectroscopy
- E-Book
- Embedded PC
- Field Transmitter: Temperature or Pressure Sensor
- Fingerprint Biometrics
- · HVAC: Heating, Ventilating, and Air Conditioning
- Network-Attached Storage (NAS)
- Server Motherboard and PSU
- Software Defined Radio (SDR)
- TV: High-Definition (HDTV), LCD, and Digital
- Video Communications System
- Wireless Data Access Card, Headset, Keyboard, Mouse, and LAN Card
- X-ray: Baggage Scanner, Medical, and Dental

3 Description

Tools &

Software

This single 2-input positive-AND gate is designed for 1.65-V to 5.5-V V_{CC} operation.

Support &

Community

<u>. a</u>

The SN74LVC1G08 device performs the Boolean function or $Y = A \cdot B$ or $Y = \overline{A + B}$ in positive logic.

The CMOS device has high output drive while maintaining low static power dissipation over a broad $V_{\rm CC}$ operating range.

The SN74LVC1G08 is available in a variety of packages, including the ultra-small DPW package with a body size of 0.8 mm \times 0.8 mm.

Device Information⁽¹⁾

| DEVICE NAME | PACKAGE | BODY SIZE | | | | | | |
|-------------|------------|----------------|--|--|--|--|--|--|
| | SOT-23 (5) | 2.9mm × 1.6mm | | | | | | |
| | SC70 (5) | 2.0mm × 1.25mm | | | | | | |
| SN74LVC1G08 | X2SON (4) | 0.8mm × 0.8mm | | | | | | |
| | SON (6) | 1.45mm × 1.0mm | | | | | | |
| | SON (6) | 1.0mm × 1.0mm | | | | | | |

(1) For all available packages, see the orderable addendum at the end of the datasheet.



.

Table of Contents

| 1 | | ures 1 |
|---|------|--|
| 2 | Арр | lications 1 |
| 3 | Des | cription 1 |
| 4 | Rev | ision History 2 |
| 5 | Pin | Configuration and Functions |
| 6 | Spe | cifications 4 |
| | 6.1 | Absolute Maximum Ratings 4 |
| | 6.2 | Handling Ratings 4 |
| | 6.3 | Recommended Operating Conditions 5 |
| | 6.4 | Thermal Information 5 |
| | 6.5 | Electrical Characteristics |
| | 6.6 | Switching Characteristics, $C_L = 15 \text{ pF}$ |
| | 6.7 | Switching Characteristics, 1.8 V and 2.5 V |
| | 6.8 | Switching Characteristics, 3.3 V and 5 V 7 |
| | 6.9 | Operating Characteristics7 |
| | 6.10 | Typical Characteristics 7 |
| 7 | Para | meter Measurement Information |

| 8 | Deta | iled Description | 10 |
|----|------|-----------------------------------|----|
| | 8.1 | Overview | 10 |
| | 8.2 | Functional Block Diagram | 10 |
| | 8.3 | Feature Description | 10 |
| | 8.4 | Device Functional Modes | 10 |
| 9 | App | lication and Implementation | 11 |
| | 9.1 | Application Information | 11 |
| | 9.2 | Typical Application | 11 |
| 10 | Pow | er Supply Recommendations | 12 |
| 11 | Lay | out | 12 |
| | | Layout Guidelines | |
| | 11.2 | Layout Example | 12 |
| 12 | Dev | ice and Documentation Support | 13 |
| | 12.1 | Trademarks | 13 |
| | 12.2 | Electrostatic Discharge Caution | 13 |
| | 12.3 | Glossary | 13 |
| 13 | Mec | hanical, Packaging, and Orderable | |
| | Info | mation | 13 |
| | | | |

4 Revision History

| Cł | hanges from Revision X (March 2014) to Revision Y | Page |
|----|---|------|
| • | Updated Handling Ratings table. | |
| • | Added Thermal Information table. | 5 |
| • | Added Typical Characteristics. | 7 |
| • | Added Detailed Description section. | 10 |
| | Added Application and Implementation section. | |
| • | Added Power Supply Recommendations section. | 12 |
| | Added Layout section. | |

Changes from Revision W (July 2013) to Revision X

| Cł | nanges from Revision V (November 2012) to Revision W | Pag | е |
|----|--|---------|---|
| • | Moved T _{stg} to Handling Ratings table | ····· · | 4 |
| • | Added Device Information table. | | 1 |
| • | Added Applications. | | 1 |




www.ti.com

Page

2



5 Pin Configuration and Functions



NC – No internal connection

See mechanical drawings for dimensions.

| Pin Functions | | | | | | | |
|-----------------|-----------------------|----------|-----|---------------|--|--|--|
| | P | IN | | | | | |
| NAME | DBV, DCK, DRL, YZP | DRY, DSF | DPW | DESCRIPTION | | | |
| А | 1 | 1 | 2 | Input | | | |
| В | 2 | 2 | 1 | Input | | | |
| GND | 3 | 3 | 3 | Ground | | | |
| Y | 4 | 4 | 4 | Output | | | |
| V _{CC} | 5 | 6 | 5 | Power pin | | | |
| NC | | 5 | | Not connected | | | |

Copyright © 1999–2014, Texas Instruments Incorporated

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

| | | | MIN | MAX | UNIT |
|-----------------|---|--------------------|------|----------------|------|
| V_{CC} | Supply voltage range | | -0.5 | 6.5 | V |
| VI | nput voltage range ⁽²⁾ | | -0.5 | 6.5 | V |
| Vo | Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾ | | -0.5 | 6.5 | V |
| Vo | Voltage range applied to any output in the high or low state ⁽²⁾⁽³⁾ | | -0.5 | $V_{CC} + 0.5$ | V |
| I _{IK} | Input clamp current | V _I < 0 | | -50 | mA |
| I _{OK} | Output clamp current | V _O < 0 | | -50 | mA |
| lo | Continuous output current | | | ±50 | mA |
| | Continuous current through V_{CC} or (| GND | | ±100 | mA |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of V_{CC} is provided in the *Recommended Operating Conditions* table.

6.2 Handling Ratings

| | | | MIN | MAX | UNIT |
|--------------------|---------------------------|--|-----|------|------|
| T _{stg} | Storage temperature range | | -65 | 150 | °C |
| V | Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾ | | 2000 | M |
| V _(ESD) | | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾ | 0 | 1000 | V |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions⁽¹⁾

| | | | MIN | MAX | UNIT | |
|-----------------|------------------------------------|--|----------------------|----------------------|------|--|
| V | Cupply veltage | Operating | 1.65 | 5.5 | V | |
| V _{CC} | Supply voltage | Data retention only | 1.5 | | v | |
| | | V _{CC} = 1.65 V to 1.95 V | $0.65 \times V_{CC}$ | | | |
| V | | $V_{CC} = 2.3 \text{ V} \text{ to } 2.7 \text{ V}$ | 1.7 | | V | |
| V _{IH} | High-level input voltage | $V_{CC} = 3 V \text{ to } 3.6 V$ | 2 | | v | |
| | | $V_{CC} = 4.5 V$ to 5.5 V | $0.7 \times V_{CC}$ | | | |
| | | V _{CC} = 1.65 V to 1.95 V | | $0.35 \times V_{CC}$ | | |
| V | | $V_{CC} = 2.3 \text{ V}$ to 2.7 V | | 0.7 | V | |
| V _{IL} | Low-level input voltage | V _{CC} = 3 V to 3.6 V | | 0.8 | V | |
| | | V _{CC} = 4.5 V to 5.5 V | | $0.3 \times V_{CC}$ | | |
| VI | Input voltage | | 0 | 5.5 | V | |
| Vo | Output voltage | | 0 | V _{CC} | V | |
| | | V _{CC} = 1.65 V | | -4 | | |
| | | V _{CC} = 2.3 V | | -8 | | |
| I _{OH} | High-level output current | N 2.V | | -16 | mA | |
| | | $V_{CC} = 3 V$ | | -24 | | |
| | | $V_{CC} = 4.5 V$ | | -32 | | |
| | | V _{CC} = 1.65 V | | 4 | | |
| | | V _{CC} = 2.3 V | | 8 | | |
| I _{OL} | Low-level output current | N/ 0.1/ | | 16 | mA | |
| | | $V_{CC} = 3 V$ | | 24 | | |
| | | $V_{CC} = 4.5 V$ | | 32 | | |
| | | $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}, 2.5 \text{ V} \pm 0.2 \text{ V}$ | | 20 | | |
| Δt/Δv | Input transition rise or fall rate | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ | | 10 | ns/V | |
| | | $V_{CC} = 5 V \pm 0.5 V$ | | 5 | | |
| T _A | Operating free-air temperature | | -40 | 125 | °C | |

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

6.4 Thermal Information

| | | | | SN74L | VC1G08 | | | |
|-----------------------|--|--------|--------|--------|--------|--------|--------|------|
| | THERMAL METRIC ⁽¹⁾ | DBV | DCK | DRL | DRY | YZP | DPW | UNIT |
| | | 5 PINS | 5 PINS | 5 PINS | 6 PINS | 5 PINS | 4 PINS | |
| R_{\thetaJA} | Junction-to-ambient thermal resistance | 207.6 | 283.1 | 242.9 | 438.8 | 130 | 340 | |
| R _{0JCtop} | Junction-to-case (top) thermal resistance | 145.2 | 92.3 | 77.5 | 276.8 | 54 | 215 | |
| $R_{	extsf{	heta}JB}$ | Junction-to-board thermal resistance | 53.5 | 60.9 | 77.5 | 271.7 | 51 | 294 | °C/W |
| ψ_{JT} | Junction-to-top characterization parameter | 37.5 | 1.7 | 9.6 | 83.8 | 1 | 41 | °C/W |
| ψ_{JB} | Junction-to-board characterization parameter | 53.1 | 60.1 | 77.3 | 271.4 | 50 | 294 | |
| $R_{\theta JCbot}$ | Junction-to-case (bottom) thermal resistance | - | - | - | - | - | 250 | |

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

SN74LVC1G08

SCES217Y - APRIL 1999-REVISED APRIL 2014

TRUMENTS www.ti.com

XAS

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | V _{cc} | –40°C to 85°C | | | -40°C to 125°C RECOMMENDED | | | UNIT | |
|---------------------------------|---|-----------------|-----------------------|--------------------|------|-------------------------------|-----|------|------|--|
| | | | MIN | TYP ⁽¹⁾ | MAX | MIN | ТҮР | MAX | - | |
| | I _{OH} = -100 μA | 1.65 V to 5.5 V | V _{CC} - 0.1 | | | $V_{CC} - 0.15$ | | | | |
| | $I_{OH} = -4 \text{ mA}$ | 1.65 V | 1.2 | | | 1.2 | | | | |
| V _{OH} | $I_{OH} = -8 \text{ mA}$ | 2.3 V | 1.9 | | | 1.9 | | | v | |
| | $I_{OH} = -16 \text{ mA}$ | 3 V | 2.4 | | | 2.4 | | | v | |
| | $I_{OH} = -24 \text{ mA}$ | 3 V | 2.3 | | | 2.3 | | | | |
| | I _{OH} = -32 mA | 4.5 V | 3.8 | | | 3.8 | | | | |
| | I _{OL} = 100 μA | 1.65 V to 5.5 V | | | 0.1 | | | 0.1 | 5 | |
| | $I_{OL} = 4 \text{ mA}$ | 1.65 V | | | 0.45 | | | 0.45 | | |
| M | I _{OL} = 8 mA | 2.3 V | | | 0.3 | | | 0.3 | | |
| V _{OL} | I _{OL} = 16 mA | 3 V | | | 0.4 | | | 0.4 | V | |
| | I _{OL} = 24 mA | 3 V | | | 0.55 | | | 0.55 | | |
| | I _{OL} = 32 mA | 4.5 V | | | 0.55 | | | 0.55 | | |
| I _I A or B inputs | V _I = 5.5 V or GND | 0 to 5.5 V | | | ±5 | | | ±5 | μA | |
| l _{off} | $V_{\rm I}$ or $V_{\rm O} = 5.5$ V | 0 | | | ±10 | | | ±10 | μA | |
| I _{CC} | $V_{I} = 5.5 \text{ V or GND}, \qquad I_{O} = 0$ | 1.65 V to 5.5 V | | | 10 | | | 10 | μA | |
| ΔI _{CC} | One input at $V_{CC} - 0.6 V$, Other inputs at $V_{C C}$ or GND | 3 V to 5.5 V | | | 500 | | | 500 | μA | |
| C _i | $V_{I} = V_{CC}$ or GND | 3.3 V | | 4 | | | 4 | | pF | |

(1) All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

6.6 Switching Characteristics, C_L = 15 pF

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

| | | | | | | –40°C t | o 85°C | | | | |
|-----------------|------------------------------|---|-------------------------------------|-----|------------------------------------|---------|------------------------------------|-----|----------------------------------|-----|------|
| PARAMETER | PARAMETER FROM (INPUT) (0 | | V _{CC} = 1.8 V ± 0.15 V | | V _{CC} = 2.5 V ± 0.2 V | | V _{CC} = 3.3 V ± 0.3 V | | V _{CC} = 5 V ± 0.5 V | | UNIT |
| | | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| t _{pd} | A or B | Y | 1.5 | 7.2 | 0.7 | 4.4 | 0.8 | 3.6 | 0.8 | 3.4 | ns |

6.7 Switching Characteristics, 1.8 V and 2.5 $V^{(1)}$

over recommended operating free-air temperature range, (unless otherwise noted) (see Figure 4)

| | | | -40°C to | 0E°C | –40°C to | 125°C | –40°C to | 0500 | –40°C to | 125°C | |
|-----------------|--------------------------|----|-------------------------------------|------|-------------------------------|-------|------------------------------------|------|------------------------------------|-------|------|
| | FROM | то | -40°C 10 | 05°C | RECOMM | ENDED | -40°C 10 | 005 | RECOMME | | |
| PARAMETER | RAMETER (INPUT) (OUTPUT) | | V _{CC} = 1.8 V ± 0.15 V | | V _{CC} = 1 ± 0.15 | | V _{CC} = 2.5 V ± 0.2 V | | V _{CC} = 2.5 V ± 0.2 V | | UNIT |
| | | | MIN | MAX | MIN | МАХ | MIN | MAX | MIN | MAX | |
| t _{pd} | A or B | Y | 2.4 | 8 | 2.4 | 10 | 1.1 | 5.5 | 1.1 | 7 | ns |

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.



6.8 Switching Characteristics, 3.3 V and 5 V⁽¹⁾

over recommended operating free-air temperature range, C_L = 30 pF or 50 pF (unless otherwise noted) (see Figure 4)

| | | | –40°C to | 05°C | –40°C to | 125°C | 40°C to | 125°C | | | |
|-----------------|-----------------|----------------|------------------------------|------|------------------------------------|-------|----------------------------------|-------|--|-----|------|
| | FROM | то | -40°C 10 | 00°C | RECOMME | ENDED | –40°C to | 005 | -40°C to 125°C RECOMMENDED V _{CC} = 5 V ± 0.5 V MIN MAX | | |
| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CC} = 3 ± 0.3 | | V _{CC} = 3.3 V ± 0.3 V | | V _{CC} = 5 V ± 0.5 V | | V _{CC} = 5 V ± 0.5 V | | UNIT |
| | | | MIN | MAX | MIN | МАХ | MIN | MAX | MIN | MAX | |
| t _{pd} | A or B | Y | 1 | 4.5 | 1 | 6 | 1 | 4 | 1 | 5 | ns |


(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

6.9 Operating Characteristics

| $T_A =$ | 25°C |
|---------|------|
|---------|------|

| | PARAMETER | TEST CONDITIONS | V _{CC} = 1.8 V TYP | V _{CC} = 2.5 V TYP | V _{CC} = 3.3 V TYP | V _{CC} = 5 V TYP | UNIT |
|-----------------|-------------------------------|--------------------|--------------------------------|--------------------------------|--------------------------------|------------------------------|------|
| C _{pd} | Power dissipation capacitance | f = 10 MHz | 21 | 24 | 26 | 31 | pF |

6.10 Typical Characteristics



V

ν

V.

0 V

V.

0 V


Vol

V_{oh}

≈0 V

 $V_{LOAD}/2$

Parameter Measurement Information 7



| TEST | S1 |
|------------------------------------|-------|
| t _{PLH} /t _{PHL} | Open |
| t_{PLZ}/t_{PZL} | VLOAD |
| $t_{_{PHZ}}/t_{_{PZH}}$ | GND |

V,

t,

Vм

- t_{PLZ}

t_{su}

V_M


V_M


V_M

VOLTAGE WAVEFORMS

| | INPUTS | | INPUTS | | | | | 1 | |
|-------------------|----------|---------|--------------------|---------------------|-------|--------------|--------|---|--|
| V _{cc} | V | t,/t, | V _M | VLOAD | CL | R | V | | |
| 1.8 V ± 0.15 V | V_{cc} | ≤2 ns | V _{cc} /2 | 2 × V _{cc} | 15 pF | 1 Μ Ω | 0.15 V | | |
| $2.5 V \pm 0.2 V$ | V_{cc} | ≤2 ns | V _{cc} /2 | $2 \times V_{cc}$ | 15 pF | 1 Μ Ω | 0.15 V | | |
| $3.3 V \pm 0.3 V$ | 3 V | ≤2.5 ns | 1.5 V | 6 V | 15 pF | 1 Μ Ω | 0.3 V | | |
| $5 V \pm 0.5 V$ | V_{cc} | ≤2.5 ns | V _{cc} /2 | 2 × V _{cc} | 15 pF | 1 Μ Ω | 0.3 V | | |

Timing Input





NOTES: A. C₁ includes probe and jig capacitance.

Input

Output

Output


 \mathbf{t}_{PHL}

B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_o = 50 Ω .

- D. The outputs are measured one at a time, with one transition per measurement.
- E. $t_{\mbox{\tiny PLZ}}$ and $t_{\mbox{\tiny PHZ}}$ are the same as $t_{\mbox{\tiny dis}}$
- F. $t_{\mbox{\tiny PZL}}$ and $t_{\mbox{\tiny PZH}}$ are the same as $t_{\mbox{\tiny en}}.$
- G. t_{PLH} and t_{PHL} are the same as t_{od} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms





Parameter Measurement Information (continued)

B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_o = 50 Ω .

- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and \dot{t}_{PHZ} are the same as t_{dis} .
- F. $t_{_{PZL}}$ and $t_{_{PZH}}$ are the same as $t_{_{en}}$.
- G. $t_{\mbox{\tiny PLH}}$ and $t_{\mbox{\tiny PHL}}$ are the same as $t_{\mbox{\tiny pd}}$
- H. All parameters and waveforms are not applicable to all devices.

Figure 4. Load Circuit and Voltage Waveforms

8 Detailed Description

8.1 Overview

The SN74LVC1G08 device contains one 2-input positive AND gate device and performs the Boolean function $Y = A \cdot B \text{ or } Y = \overline{A + B}$. This device is fully specified for partial-power-down applications using loff. The loff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The DPW package technology is a major breakthrough in IC packaging. Its tiny 0.64 mm square footprint saves significant board space over other package options while still retaining the traditional manufacturing friendly lead pitch of 0.5 mm.

8.2 Functional Block Diagram



8.3 Feature Description

- Wide operating voltage range.
 - Operates from 1.65 V to 5.5 V.

Х

- Allows down voltage translation.
- Inputs and outputs accept voltages to 5.5 V.
- I_{off} feature allows voltages on the inputs and outputs when V_{CC} is 0 V.

L

8.4 Device Functional Modes

Function TableINPUTSOUTPUT
YABYHHHLXL

L




9 Application and Implementation

9.1 Application Information

The SN74LVC1G08 is a high drive CMOS device that can be used for implementing AND logic with a high output drive, such as an LED application. It can produce 24 mA of drive current at 3.3 V making it Ideal for driving multiple outputs and good for high speed applications up to 100 MHz. The inputs are 5.5 V tolerant allowing it to translate down to V_{CC} .

9.2 Typical Application



9.2.1 Design Requirements


This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
 - Rise time and fall time specs. See ($\Delta t/\Delta V$) in the Recommended Operating Conditions table.
 - Specified high and low levels. See (V_{IH} and V_{IL}) in the Recommended Operating Conditions table.
 - Inputs are overvoltage tolerant allowing them to go as high as (V_1 max) in the Recommended Operating Conditions table at any valid V_{CC} .
- 2. Recommend Output Conditions
 - Load currents should not exceed (I_O max) per output and should not exceed total current (continuous current through V_{CC} or GND) for the part. These limits are located in the Absolute Maximum Ratings table.
 - Outputs should not be pulled above V_{CC}.



Typical Application (continued) 9.2.3 Application Curves



10 Power Supply Recommendations

The power supply can be any voltage between the min and max supply voltage rating located in the Recommended Operating Conditions table.

Each Vcc pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- μ F capacitor is recommended and if there are multiple Vcc pins then 0.01- μ F or 0.022- μ F capacitor is recommended for each power pin. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to Gnd or Vcc whichever make more sense or is more convenient.

11.2 Layout Example





12 Device and Documentation Support

12.1 Trademarks

All trademarks are the property of their respective owners.

12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Jun-2014

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | | Pins | - | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|-------------------|--------|--------------|---------|------|------|----------------------------|------------------|--------------------|--------------|---|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| SN74LVC1G08DBVR | ACTIVE | SOT-23 | DBV | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (C082 ~ C085 ~ C08F ~ C08K ~ C08R ~ C08T) | Samples |
| SN74LVC1G08DBVRE4 | ACTIVE | SOT-23 | DBV | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (C082 ~ C085 ~ C08F ~ C08K ~ C08R ~ C08T) | Samples |
| SN74LVC1G08DBVRG4 | ACTIVE | SOT-23 | DBV | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (C082 ~ C085 ~ C08F ~ C08K ~ C08R ~ C08T) | Samples |
| SN74LVC1G08DBVT | ACTIVE | SOT-23 | DBV | 5 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (C085 ~ C08F ~ C08K ~ C08R) | Samples |
| SN74LVC1G08DBVTE4 | ACTIVE | SOT-23 | DBV | 5 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (C085 ~ C08F ~ C08K ~ C08R) | Samples |
| SN74LVC1G08DBVTG4 | ACTIVE | SOT-23 | DBV | 5 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (C085 ~ C08F ~ C08K ~ C08R) | Samples |
| SN74LVC1G08DCKR | ACTIVE | SC70 | DCK | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (CE5 ~ CEF ~ CEK ~ CER ~ CET) | Samples |
| SN74LVC1G08DCKRE4 | ACTIVE | SC70 | DCK | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (CE5 ~ CEF ~ CEK ~ CER ~ CET) | Samples |
| SN74LVC1G08DCKRG4 | ACTIVE | SC70 | DCK | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (CE5 ~ CEF ~ CEK ~ CER ~ CET) | Samples |
| SN74LVC1G08DCKT | ACTIVE | SC70 | DCK | 5 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (CE5 ~ CEF ~ CEK ~ CER ~ CET) | Samples |
| SN74LVC1G08DCKTE4 | ACTIVE | SC70 | DCK | 5 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (CE5 ~ CEF ~ CEK ~ CER ~ CET) | Samples |
| SN74LVC1G08DCKTG4 | ACTIVE | SC70 | DCK | 5 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (CE5 ~ CEF ~ CEK ~ CER ~ CET) | Samples |
| SN74LVC1G08DPWR | ACTIVE | X2SON | DPW | 4 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | M4 | Samples |
| SN74LVC1G08DRLR | ACTIVE | SOT | DRL | 5 | 4000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (CE7 ~ CER) | Samples |
| SN74LVC1G08DRLRG4 | ACTIVE | SOT | DRL | 5 | 4000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (CE7 ~ CER) | Samples |
| SN74LVC1G08DRY2 | ACTIVE | SON | DRY | 6 | 5000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | CE | Samples |



10-Jun-2014

| Orderable Device | Status | Package Type | Package | Pins | Package | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|---------|------|---------|----------------------------|------------------|--------------------|--------------|------------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| SN74LVC1G08DRYR | ACTIVE | SON | DRY | 6 | 5000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | CE | Samples |
| SN74LVC1G08DSF2 | ACTIVE | SON | DSF | 6 | 5000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | CE | Samples |
| SN74LVC1G08DSFR | ACTIVE | SON | DSF | 6 | 5000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | CE | Samples |
| SN74LVC1G08YZPR | ACTIVE | DSBGA | YZP | 5 | 3000 | Green (RoHS & no Sb/Br) | SNAGCU | Level-1-260C-UNLIM | -40 to 85 | (CE ~ CE2 ~ CE7) | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

10-Jun-2014

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC1G08 :

• Automotive: SN74LVC1G08-Q1

• Enhanced Product: SN74LVC1G08-EP

NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-----------------|-----------------|--------------------|------|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74LVC1G08DBVR | SOT-23 | DBV | 5 | 3000 | 178.0 | 9.2 | 3.3 | 3.2 | 1.55 | 4.0 | 8.0 | Q3 |
| SN74LVC1G08DBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 8.4 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| SN74LVC1G08DBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 9.2 | 3.17 | 3.23 | 1.37 | 4.0 | 8.0 | Q3 |
| SN74LVC1G08DBVT | SOT-23 | DBV | 5 | 250 | 178.0 | 9.2 | 3.3 | 3.2 | 1.55 | 4.0 | 8.0 | Q3 |
| SN74LVC1G08DBVT | SOT-23 | DBV | 5 | 250 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| SN74LVC1G08DCKR | SC70 | DCK | 5 | 3000 | 178.0 | 9.2 | 2.4 | 2.4 | 1.22 | 4.0 | 8.0 | Q3 |
| SN74LVC1G08DCKR | SC70 | DCK | 5 | 3000 | 180.0 | 9.2 | 2.3 | 2.55 | 1.2 | 4.0 | 8.0 | Q3 |
| SN74LVC1G08DCKT | SC70 | DCK | 5 | 250 | 178.0 | 9.2 | 2.4 | 2.4 | 1.22 | 4.0 | 8.0 | Q3 |
| SN74LVC1G08DCKT | SC70 | DCK | 5 | 250 | 180.0 | 9.2 | 2.3 | 2.55 | 1.2 | 4.0 | 8.0 | Q3 |
| SN74LVC1G08DCKT | SC70 | DCK | 5 | 250 | 178.0 | 9.0 | 2.4 | 2.5 | 1.2 | 4.0 | 8.0 | Q3 |
| SN74LVC1G08DPWR | X2SON | DPW | 4 | 3000 | 180.0 | 8.4 | 0.91 | 0.91 | 0.5 | 4.0 | 8.0 | Q3 |
| SN74LVC1G08DRLR | SOT | DRL | 5 | 4000 | 180.0 | 8.4 | 1.98 | 1.78 | 0.69 | 4.0 | 8.0 | Q3 |
| SN74LVC1G08DRY2 | SON | DRY | 6 | 5000 | 180.0 | 9.5 | 1.6 | 1.15 | 0.75 | 4.0 | 8.0 | Q3 |
| SN74LVC1G08DRY2 | SON | DRY | 6 | 5000 | 180.0 | 8.4 | 1.65 | 1.2 | 0.7 | 4.0 | 8.0 | Q3 |
| SN74LVC1G08DRYR | SON | DRY | 6 | 5000 | 180.0 | 9.5 | 1.15 | 1.6 | 0.75 | 4.0 | 8.0 | Q1 |
| SN74LVC1G08DSF2 | SON | DSF | 6 | 5000 | 180.0 | 8.4 | 1.16 | 1.16 | 0.63 | 4.0 | 8.0 | Q3 |
| SN74LVC1G08DSF2 | SON | DSF | 6 | 5000 | 180.0 | 9.5 | 1.16 | 1.16 | 0.5 | 4.0 | 8.0 | Q3 |
| SN74LVC1G08DSFR | SON | DSF | 6 | 5000 | 180.0 | 9.5 | 1.16 | 1.16 | 0.5 | 4.0 | 8.0 | Q2 |





18-Jun-2014

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-----------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74LVC1G08YZPR | DSBGA | YZP | 5 | 3000 | 180.0 | 8.4 | 1.02 | 1.52 | 0.63 | 4.0 | 8.0 | Q1 |



| *All dimensions are non | minal |
|-------------------------|-------|
|-------------------------|-------|

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74LVC1G08DBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 180.0 | 18.0 |
| SN74LVC1G08DBVR | SOT-23 | DBV | 5 | 3000 | 202.0 | 201.0 | 28.0 |
| SN74LVC1G08DBVR | SOT-23 | DBV | 5 | 3000 | 205.0 | 200.0 | 33.0 |
| SN74LVC1G08DBVT | SOT-23 | DBV | 5 | 250 | 180.0 | 180.0 | 18.0 |
| SN74LVC1G08DBVT | SOT-23 | DBV | 5 | 250 | 180.0 | 180.0 | 18.0 |
| SN74LVC1G08DCKR | SC70 | DCK | 5 | 3000 | 180.0 | 180.0 | 18.0 |
| SN74LVC1G08DCKR | SC70 | DCK | 5 | 3000 | 205.0 | 200.0 | 33.0 |
| SN74LVC1G08DCKT | SC70 | DCK | 5 | 250 | 180.0 | 180.0 | 18.0 |
| SN74LVC1G08DCKT | SC70 | DCK | 5 | 250 | 205.0 | 200.0 | 33.0 |
| SN74LVC1G08DCKT | SC70 | DCK | 5 | 250 | 180.0 | 180.0 | 18.0 |
| SN74LVC1G08DPWR | X2SON | DPW | 4 | 3000 | 205.0 | 200.0 | 33.0 |
| SN74LVC1G08DRLR | SOT | DRL | 5 | 4000 | 202.0 | 201.0 | 28.0 |
| SN74LVC1G08DRY2 | SON | DRY | 6 | 5000 | 184.0 | 184.0 | 19.0 |
| SN74LVC1G08DRY2 | SON | DRY | 6 | 5000 | 202.0 | 201.0 | 28.0 |
| SN74LVC1G08DRYR | SON | DRY | 6 | 5000 | 184.0 | 184.0 | 19.0 |
| SN74LVC1G08DSF2 | SON | DSF | 6 | 5000 | 202.0 | 201.0 | 28.0 |






18-Jun-2014

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74LVC1G08DSF2 | SON | DSF | 6 | 5000 | 184.0 | 184.0 | 19.0 |
| SN74LVC1G08DSFR | SON | DSF | 6 | 5000 | 184.0 | 184.0 | 19.0 |
| SN74LVC1G08YZPR | DSBGA | YZP | 5 | 3000 | 182.0 | 182.0 | 17.0 |

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
 - This drawing is subject to change without notice. Β.
 - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side. C.
 - D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:


A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.

- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DCK (R-PDSO-G5)


PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-203 variation AA.



LAND PATTERN DATA




NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DRL (R-PDSO-N5)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M−1994.
 B. This drawing is subject to change without notice.


Body dimensions do not include mold flash, interlead flash, protrusions, or gate burrs. Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0,15 per end or side.

D. JEDEC package registration is pending.



DRL (R-PDSO-N5)

PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



MECHANICAL DATA




- C. SON (Small Outline No-Lead) package configuration.
- Δ The exposed lead frame feature on side of package may or may not be present due to alternative lead frame designs.
- E. This package complies to JEDEC MO-287 variation UFAD.
- 🖄 See the additional figure in the Product Data Sheet for details regarding the pin 1 identifier shape.



DRY (R-PUSON-N6)

PLASTIC SMALL OUTLINE NO-LEAD




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.




MECHANICAL DATA



- - B. This drawing is subject to change without notice.
 C. SON (Small Outline No-Lead) package configuration.
 D. This package complies to JEDEC M0-287 variation X2AAF.






NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads. If 2 mil solder mask is outside PCB vendor capability, it is advised to omit solder mask.
- E. Maximum stencil thickness 0,1016 mm (4 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Suggest stencils cut with lasers such as Fiber Laser that produce the greatest positional accuracy.
- H. Component placement force should be minimized to prevent excessive paste block deformation.



MECHANICAL DATA



- B. This drawing is subject to change without notice.
- C. SON (Small Outline No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



DPW (S-PX2SON-N4)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.





DPW (S-PX2SON-N4)

PLASTIC SMALL OUTLINE NO-LEAD




- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
 - E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
 - F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



YZP (R-XBGA-N5)

DIE-SIZE BALL GRID ARRAY



- Α.
- This drawing is subject to change without notice. Β.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

| Products | | Applications | | | |
|------------------------------|---------------------------------|-------------------------------|-----------------------------------|--|--|
| Audio | www.ti.com/audio | Automotive and Transportation | www.ti.com/automotive | | |
| Amplifiers | amplifier.ti.com | Communications and Telecom | www.ti.com/communications | | |
| Data Converters | dataconverter.ti.com | Computers and Peripherals | www.ti.com/computers | | |
| DLP® Products | www.dlp.com | Consumer Electronics | www.ti.com/consumer-apps | | |
| DSP | dsp.ti.com | Energy and Lighting | www.ti.com/energy | | |
| Clocks and Timers | www.ti.com/clocks | Industrial | www.ti.com/industrial | | |
| Interface | interface.ti.com | Medical | www.ti.com/medical | | |
| Logic | logic.ti.com | Security | www.ti.com/security | | |
| Power Mgmt | power.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense | | |
| Microcontrollers | microcontroller.ti.com | Video and Imaging | www.ti.com/video | | |
| RFID | www.ti-rfid.com | | | | |
| OMAP Applications Processors | www.ti.com/omap | TI E2E Community | e2e.ti.com | | |
| Wireless Connectivity | www.ti.com/wirelessconnectivity | | | | |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated