


EN: This Datasheet is presented by the manufacturer.

Please visit our website for pricing and availability at www.hestore.hu.











SN54HC03, SN74HC03

SCLS077F - MARCH 1984 - REVISED APRIL 2021

# SNx4HC03 Quadruple 2-Input NAND Gates with Open-Drain Outputs

#### 1 Features

- Wide Operating Voltage Range: 2 V to 6 V
- Outputs Can Drive Up To 10 LSTTL Loads
- Low Power Consumption, 20-µA Maximum I<sub>CC</sub>
- Typical  $t_{pd}$  = 8 ns at 5 V
- ±4-mA Output Drive at 5 V
- Low Input Current of 1 µA

## 2 Applications

NAND OD


## 3 Description

This device contains four independent 2-input NAND Gates with open-drain outputs. Each gate performs the Boolean function  $Y = \overline{A \bullet B}$  in positive logic.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74HC03N	PDIP (14)	19.30 mm × 6.40 mm
SN74HC03NS	SO (14)	10.20 mm × 5.30 mm
SN74HC03D	SOIC (14)	8.70 mm × 3.90 mm
SN74HC03PW	TSSOP (14)	5.00 mm × 4.40 mm
SN54HC03J	CDIP (14)	21.30 mm × 7.60 mm
SN54HC03FK	LCCC (20)	8.9 mm × 8.90 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Functional pinout of the SN74HC03



## **Table of Contents**

1 Features	1	7.2 Functional Block Diagram	<mark>9</mark>
2 Applications		7.3 Feature Description	
3 Description		7.4 Device Functional Modes	
4 Revision History		8 Application and Implementation	11
Pin Configuration and Functions	3	8.1 Application Information	
Pin Functions		8.2 Typical Application	
5 Specifications	4	9 Power Supply Recommendations	
5.1 Absolute Maximum Ratings		10 Layout	
5.2 Recommended Operating Conditions		10.1 Layout Guidelines	13
5.3 Thermal Information	4	10.2 Layout Example	
5.4 Electrical Characteristics - 74	5	11 Device and Documentation Support	
5.5 Electrical Characteristics - 54	5	11.1 Documentation Support	
5.6 Switching Characteristics - 54	6	11.2 Related Links	
5.7 Switching Characteristics - 74	6	11.3 Support Resources	
5.8 Operating Characteristics		11.4 Trademarks	
5.9 Typical Characteristics		11.5 Electrostatic Discharge Caution	14
6 Parameter Measurement Information		11.6 Glossary	
7 Detailed Description	9	12 Mechanical, Packaging, and Orderable	
7.1 Overview		Information	14

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision E (November 2003) to Revision F (April 2021)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Updated to new TIS format	1
•	Increased D (86 to 133.6), NS (76 to 122.6), and PW (113 to 151.7); decreased N (80 to 66) °C/W	



# **Pin Configuration and Functions**




Figure 5-1. D, N, NS, PW, or J Package 14-Pin SOIC, PDIP, SO, TSSOP, or CDIP Top View




Figure 5-2. FK Package 20-Pin LCCC Top View

#### **Pin Functions**

	PIN			
NAME	D, N, NS, PW, or J	FK	I/O	DESCRIPTION
1A	1	2	Input	Channel 1, Input A
1B	2	3	Input	Channel 1, Input B
1Y	3	4	Output	Channel 1, Output Y
2A	4	6	Input	Channel 2, Input A
2B	5	8	Input	Channel 2, Input B
2Y	6	9	Output	Channel 2, Output Y
GND	7	10	_	Ground
3Y	8	12	Output	Channel 3, Output Y
3A	9	13	Input	Channel 3, Input A
3B	10	14	Input	Channel 3, Input B
4Y	11	16	Output	Channel 4, Output Y
4A	12	18	Input	Channel 4, Input A
4B	13	19	Input	Channel 4, Input B
V <sub>CC</sub>	14	20	_	Positive Supply
NC		1, 5, 7, 11, 15, 17	_	Not internally connected



## **5 Specifications**

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		-0.5	7	V
I <sub>IK</sub>	Input clamp current <sup>(2)</sup>	$V_I < 0$ or $V_I > V_{CC}$		±20	mA
I <sub>OK</sub>	Output clamp current <sup>(2)</sup>	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Io	Continuous output current	$V_O = 0$ to $V_{CC}$		±25	mA
	Continuous current through V <sub>CC</sub> or GND			±50	mA
TJ	Junction temperature <sup>(3)</sup>			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) Guaranteed by design.

## **5.2 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT		
V <sub>CC</sub>	Supply voltage	,	2	5	6	V		
		V <sub>CC</sub> = 2 V	1.5					
$V_{IH}$	High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15			V		
		V <sub>CC</sub> = 6 V	4.2					
		V <sub>CC</sub> = 2 V			0.5			
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 4.5 V			1.35	V		
		V <sub>CC</sub> = 6 V			1.8			
VI	Input voltage		0		V <sub>CC</sub>	V		
Vo	Output voltage		0		V <sub>CC</sub>	V		
		V <sub>CC</sub> = 2 V			1000			
Δt/Δν	Input transition rise and fall rate	V <sub>CC</sub> = 4.5 V			500	ns		
		V <sub>CC</sub> = 6 V			400			
т	Operating free air temperature	SN54HC03	-55		125	°C		
$T_A$	Operating free-air temperature	SN74HC03	-40		85	-0		

#### 5.3 Thermal Information

			SN74	HC03		
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	N (PDIP)	NS (SOP)	PW (TSSOP)	UNIT
		14 PINS	14 PINS	14 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	133.6	66.0	122.6	151.7	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	89	53.7	81.8	79.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	89.5	45.7	83.8	94.7	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	45.5	33.3	45.4	25.2	°C/W

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



	THERMAL METRIC(1)	D (SOIC)	N (PDIP)	NS (SOP)	PW (TSSOP)	UNIT
		14 PINS	14 PINS	14 PINS	14 PINS	
$\Psi_{JB}$	Junction-to-board characterization parameter	89.1	45.5	83.4	94.1	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### 5.4 Electrical Characteristics - 74

over operating free-air temperature range (unless otherwise noted) (1) (2)

					0	perating	free-air	temperat	ure (T <sub>A</sub> )			
P	PARAMETER TEST (		CONDITIONS	V <sub>CC</sub>	V <sub>CC</sub> 25°C			-40°	C to 85°	С	UNIT	
					MIN	TYP	MAX	MIN	TYP	MAX		
I <sub>OH</sub>	Output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	V <sub>O</sub> = V <sub>CC</sub>	6 V		0.01	0.5			5	μΑ	
				2 V		0.002	0.1			0.1		
				4.5 V		0.001	0.1			0.1		
V <sub>OL</sub>		Low-level output $V_1 = voltage$ or $V$	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>		6 V		0.001	0.1			0.1	V
	l	J. 1 L	I <sub>OL</sub> = 4 mA	4.5 V		0.17	0.26			0.33		
			I <sub>OL</sub> = 5.2 mA	6 V		0.15	0.26			0.33		
I	Input leakage current	V <sub>I</sub> = V <sub>CC</sub> o	r 0	6 V			±0.1			±1	μΑ	
I <sub>CC</sub>	Supply current	V <sub>I</sub> = V <sub>CC</sub> or 0	I <sub>O</sub> = 0	6 V			2			20	μΑ	
C <sub>i</sub>	Input capacitance		•	2 V to 6 V		3	10			10	pF	

<sup>(1)</sup>  $V_{\text{CCI}}$  is the  $V_{\text{CC}}$  associated with the input port.

#### 5.5 Electrical Characteristics - 54

over operating free-air temperature range; typical values measured at TA = 25°C (unless otherwise noted).

			-				Opera	ting free	air tem	peratur	e (T <sub>A</sub> )											
ı	PARAMETER	TEST CONDITIONS		TEST CONDITIONS		TEST CONDITIONS		TEST CONDITIONS		TEST CONDITIONS		V <sub>CC</sub>		25°C		-40°	°C to 85	°C	-55°	C to 125	5°C	UNIT
							MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX							
I <sub>OH</sub>	Output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	V <sub>O</sub> = V <sub>CC</sub>	6 V		0.01	0.5			5			10	μA								
				2 V		0.002	0.1			0.1			0.1									
						0.001	0.1	0.1			0.1											
Voi		evel output $V_I = V_{IH}$ or				0.001	0.1			0.1			0.1	v								
OL	voltage	V <sub>IL</sub>	I <sub>OL</sub> = 4 mA	4.5 V		0.17	0.26			0.33			0.4	•								
				I <sub>OL</sub> = 5.2 mA	6 V		0.15	0.26			0.33			0.4								
I	Input leakage current	V <sub>I</sub> = V <sub>CC</sub> or		6 V			±0.1			±1			±1	μA								
I <sub>CC</sub>	Supply current	V <sub>I</sub> = V <sub>CC</sub> or 0	I <sub>O</sub> = 0	6 V			2			20			40	μA								
C <sub>i</sub>	Input capacitance			2 V to 6 V		3	10			10			10	pF								

<sup>(2)</sup> V<sub>CCO</sub> is the V<sub>CC</sub> associated with the output port.



## 5.6 Switching Characteristics - 54

over operating free-air temperature range; typical values measured at TA = 25°C (unless otherwise noted).

						(	Operati	ing free	-air ter	nperatu	ıre (T <sub>A</sub> )					
	PARAMETER		то	то	ТО	V <sub>cc</sub>		25°C		-40°	°C to 8	5°C	-55°(	C to 12	5°C	UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
				2 V		60	105			131			155			
t <sub>plh</sub>	Propagation delay, low-to-high	A or B	Υ	4.5 V		13	25			31			36	ns		
				6 V		10	23			27			31			
				2 V		50	100			125			150			
t <sub>phl</sub>	Propagation delay, high-to- low	A or B	Υ	4.5 V		10	20			25			30	ns		
				6 V		8	17			21			25			
				2 V		38	75			95			110			
t <sub>t</sub>	t <sub>t</sub> Transition-time		Υ	4.5 V		8	15			19			22	ns		
				6 V		6	13			16			19			

# 5.7 Switching Characteristics - 74

over operating free-air temperature range (unless otherwise noted)

					Op	erating	free-air	temperat	ure (T <sub>A</sub> )		
	PARAMETER	FROM	то	V <sub>cc</sub>		25°C		–40°	C to 85°	Č	UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	
				2 V		60	105			131	
t <sub>plh</sub>	Propagation delay, low-to-high	A or B	Υ	4.5 V		13	25			31	ns
				6 V		10	23			27	
				2 V		50	100	-		125	
t <sub>phl</sub>	Propagation delay, high-to-low	A or B	Υ	4.5 V		10	20			25	ns
				6 V		8	17			21	
				2 V		38	75			95	
t <sub>t</sub>	Transition-time		Υ	4.5 V		8	15			19	ns
				6 V		6	13			16	

## **5.8 Operating Characteristics**

over operating free-air temperature range; typical values measured at  $T_A$  = 25°C (unless otherwise noted).

PARAMI	TER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP MAX	UNIT
C <sub>pd</sub> Power dissipa	tion capacitance	No load	2 V to 6 V		20	pF

# **5.9 Typical Characteristics**

 $T_A = 25^{\circ}C$ 







Figure 5-1. Typical output voltage in the low state  $(V_{OL})$ 



#### **6 Parameter Measurement Information**

- Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z<sub>O</sub> = 50 Ω, t<sub>t</sub> < 6 ns.</li>
- The outputs are measured one at a time, with one input transition per measurement.




A.  $C_L$ = 50 pF and includes probe and jig capacitance.

Figure 6-1. Load Circuit

Figure 6-2. Voltage Waveforms Transition Times

A. t<sub>t</sub> is the greater of t<sub>r</sub> and t<sub>f</sub>.

90%



A. The maximum between  $t_{\text{PLH}}$  and  $t_{\text{PHL}}$  is used for  $t_{\text{pd}}$ .


Figure 6-3. Voltage Waveforms Propagation Delays

## 7 Detailed Description

#### 7.1 Overview

This device contains four independent 2-input NAND gates with open-drain outputs. Each gate performs the Boolean function  $Y = \overline{A \bullet B}$  in positive logic.

#### 7.2 Functional Block Diagram



## 7.3 Feature Description

#### 7.3.1 CMOS Open-Drain Outputs

The open-drain output allows the device to sink current to GND but not to source current from  $V_{CC}$ . When the output is not actively pulling the line low, it will go into a high impedance state. This allows the device to be used for a wide variety of applications, including up-translation and down-translation, as the output voltage can be determined by an external pull-up resistor.

The current drive capability of this device creates fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the power output of the device to be limited to avoid thermal runaway and damage due to over-current. The electrical and thermal limits defined the in the *Absolute Maximum Ratings*must be followed at all times.

The SN74HC03 can drive a load with a total capacitance less than or equal to the maximum load listed in the *Switching Characteristics - 74* connected to a high-impedance CMOS input while still meeting all of the datasheet specifications. Larger capacitive loads can be applied, however it is not recommended to exceed the provided load value. If larger capacitive loads are required, it is recommended to add a series resistor between the output and the capacitor to limit output current to the values given in the *Absolute Maximum Ratings*.

#### 7.3.2 Standard CMOS Inputs

Standard CMOS inputs are high impedance and are typically modeled as a resistor from the input to ground in parallel with the input capacitance given in the *Electrical Characteristics - 74*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics - 74*, using ohm's law  $(R = V \div I)$ .

Signals applied to the inputs need to have fast edge rates, as defined by the input transition time in the *Recommended Operating Conditions* to avoid excessive current consumption and oscillations. If a slow or noisy input signal is required, a device with a Schmitt-trigger input should be used to condition the input signal prior to the standard CMOS input.



## 7.3.3 Clamp Diode Structure

The inputs and outputs to this device have both positive and negative clamping diodes as depicted in Figure 7-1.

#### **CAUTION**

Voltages beyond the values specified in the Absolute Maximum Ratings table can cause damage to the device. The recommended input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 7-1. Electrical Placement of Clamping Diodes for Each Input and Output

#### 7.4 Device Functional Modes

**Table 7-1. Function Table** 

INP	UTS	OUTPUT
A	В	Y
Н	Н	L
L	X	Z
X	L	Z

## 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 8.1 Application Information

In this application, one 2-input open-drain NAND gate is used as shown in *Figure 8-1*. The other three gates can be used for other applications in the system, or the inputs can be grounded and the channels left unused.

This device is used to directly control an LED. The LED is on when the inputs are both high, and off any other time.

#### 8.2 Typical Application




Figure 8-1. Typical application schematic

#### 8.2.1 Design Requirements

#### 8.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics - 74*.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74HC03 plus the maximum supply current, I<sub>CC</sub>, listed in *Electrical Characteristics - 74*. The logic device can only sink as much current as is provided by the external pull-up resistor or other supply source. Be sure not to exceed the maximum total current through GND listed in the *Absolute Maximum Ratings*.

Total power consumption can be calculated using the information provided in CMOS Power Consumption and  $C_{\text{pd}}$  Calculation.

Thermal increase can be calculated using the information provided in Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices.

#### **CAUTION**

The maximum junction temperature,  $T_J(max)$  listed in the *Absolute Maximum Ratings*, is an *additional limitation* to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

#### 8.2.1.2 Input Considerations

Unused inputs must be terminated to either  $V_{CC}$  or ground. These can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input is to be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is

used for a default state of LOW. The resistor size is limited by drive current of the controller, leakage current into the SN74HC03, as specified in the *Electrical Characteristics - 74*, and the desired input transition rate. A  $10-k\Omega$  resistor value is often used due to these factors.

The SN74HC03 has standard CMOS inputs, so input signal edge rates cannot be slow. Slow input edge rates can cause oscillations and damaging shoot-through current. The recommended rates are defined in the *Recommended Operating Conditions*.

Refer to the Section 7.3 for additional information regarding the inputs for this device.

#### 8.2.1.3 Output Considerations

The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the V<sub>OL</sub> specification in the *Electrical Characteristics* -74. The plot in the *Typical Characteristics* provides a typical relationship between output voltage and current for this device.

Open-drain outputs can be directly connected together to produce a wired-AND. This is possible because the outputs cannot source current, and thus can never be in bus-contention.

Unused outputs can be left floating. Do not connect outputs directly to V<sub>CC</sub> or ground.

Refer to Section 7.3 for additional information regarding the outputs for this device.

#### 8.2.2 Detailed Design Procedure

- 1. Add a decoupling capacitor from  $V_{CC}$  to GND. The capacitor needs to be placed physically close to the device and electrically close to both the  $V_{CC}$  and GND pins. An example layout is shown in Section 10.
- 2. Ensure the capacitive load at the output is ≤ 70 pF. This is not a hard limit, however it will ensure optimal performance. This can be accomplished by providing short, appropriately sized traces from the SN74HC03 to the receiving device.
- 3. Ensure the resistive load at the output is larger than  $(V_{CC} / I_O(max)) \Omega$ . This will ensure that the maximum output current from the *Absolute Maximum Ratings* is not violated. Most CMOS inputs have a resistive load measured in megaohms; much larger than the minimum calculated above.
- 4. Thermal issues are rarely a concern for logic gates, however the power consumption and thermal increase can be calculated using the steps provided in the application report, CMOS Power Consumption and Cpd Calculation

#### 8.2.3 Application Curves




Figure 8-2. Typical application timing diagram

## 9 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a bypass capacitor to prevent power disturbance. A 0.1- $\mu$ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in *Figure 10-1*.

#### 10 Layout

#### 10.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.

#### 10.2 Layout Example




Figure 10-1. Example layout for the SN74HC03

## 11 Device and Documentation Support

#### 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documentation see the following:

- HCMOS Design Considerations
- CMOS Power Consumption and CPD Calculation
- · Designing with Logic

#### 11.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

Table 11-1. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN54HC03	Click here	Click here	Click here	Click here	Click here
SN74HC03	Click here	Click here	Click here	Click here	Click here

## 11.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 11.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

10-Jun-2022 www.ti.com

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-87647012A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 87647012A SNJ54HC 03FK	Samples
5962-8764701CA	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8764701CA SNJ54HC03J	Samples
SN54HC03J	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54HC03J	Samples
SN74HC03D	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC03	Samples
SN74HC03DG4	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC03	Samples
SN74HC03DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	HC03	Samples
SN74HC03DT	ACTIVE	SOIC	D	14	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC03	Samples
SN74HC03N	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC03N	Samples
SN74HC03NE4	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC03N	Samples
SN74HC03NSR	ACTIVE	SO	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC03	Samples
SN74HC03PW	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC03	Samples
SN74HC03PWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	HC03	Samples
SNJ54HC03FK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 87647012A SNJ54HC 03FK	Samples
SNJ54HC03J	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8764701CA SNJ54HC03J	Samples

<sup>&</sup>lt;sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.



www.ti.com 10-Jun-2022

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54HC03. SN74HC03:

Catalog: SN74HC03

Military: SN54HC03


NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022


#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC03DR	SOIC	D	14	2500	330.0	16.4	6.6	9.3	2.1	8.0	16.0	Q1
SN74HC03DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HC03DT	SOIC	D	14	250	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HC03NSR	so	NS	14	2000	330.0	16.4	8.45	10.55	2.5	12.0	16.2	Q1
SN74HC03PWR	TSSOP	PW	14	2000	330.0	12.4	6.85	5.45	1.6	8.0	12.0	Q1
SN74HC03PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 3-Jun-2022




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC03DR	SOIC	D	14	2500	366.0	364.0	50.0
SN74HC03DR	SOIC	D	14	2500	356.0	356.0	35.0
SN74HC03DT	SOIC	D	14	250	210.0	185.0	35.0
SN74HC03NSR	SO	NS	14	2000	356.0	356.0	35.0
SN74HC03PWR	TSSOP	PW	14	2000	366.0	364.0	50.0
SN74HC03PWR	TSSOP	PW	14	2000	356.0	356.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

#### **TUBE**




\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
5962-87647012A	FK	LCCC	20	1	506.98	12.06	2030	NA
SN74HC03D	D	SOIC	14	50	506.6	8	3940	4.32
SN74HC03DG4	D	SOIC	14	50	506.6	8	3940	4.32
SN74HC03N	N	PDIP	14	25	506	13.97	11230	4.32
SN74HC03NE4	N	PDIP	14	25	506	13.97	11230	4.32
SN74HC03PW	PW	TSSOP	14	90	530	10.2	3600	3.5
SNJ54HC03FK	FK	LCCC	20	1	506.98	12.06	2030	NA

# FK (S-CQCC-N\*\*)

# LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004




## **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN


#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



CERAMIC DUAL IN LINE PACKAGE




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE




- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- 4. Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.

  5. Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



# D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated