

EN: This Datasheet is presented by the manufacturer.

Please visit our website for pricing and availability at <u>www.hestore.hu</u>.

CEIC 中科芯集成电路股份有限公司

CKS32F103x8

CKS32F103xB

32 Based bit ARM The core of the band 64 or 128K Byte Flash standard microcontrollers

Features

■ Kernel: ARM32 Place Cortex ™ -M3 Kernel

- highest 72MHz The operating frequency, in the memory 0 Waiting period access
 - When up 1.25DMips / MHz (Dhrystone2.1)
- Single-cycle multiply and divide hardware
- Memory
- 64KB or 128KB program Flash
- 20KB SRAM
- Clock, Reset and Power Management
- 2.0 ~ 3.6 Volt power supply and I / O Pin
- Power on / off reset (POR / PDR) Programmable voltage monitor

(PVD)

- 4 ~ 16MHz Crystal Oscillator
- Built by the factory tuned 8MHz High-speed RC Oscillator
- Embedded with calibration 40kHz Low speed RC Oscillator
- produce CPU Clock PLL
- With calibration function 32kHz RTC Oscillator
- 2 More 12 Place ADC , 1µs Conversion time (up to 16 input channels)
- Conversion range: 0 to 3.6V
- Dual sample and hold function
- Temperature Sensor
- DMA :
- 7 aisle DMA Controller
- Supported peripherals: timers, ADC , SPI , I2 C with USART
- Low power consumption
- Sleep, shutdown and standby modes
- V BAT for RTC Power supply and backup registers





Up to 80 Fast I / O port

- 26/37/51/80 More I/ O Mouth, all I / O Port can be mapped to 16 A foreign

Ministry of interruption; can withstand almost all ports 5V signal

Serial wire debug (SWD) with JTAG interface

7 Timers

Debug mode

3 More 16 Bit timers, each timer with up to 4 Inputs for

Capture / output compare / PWM And a pulse count or incremental encoder input

channel

- 1 More 16 Bit dead-time control and emergency brake, for motor control

PWM Advanced control timer

- 2 A watchdog timer (separate window and type)
- System timer: twenty four Decrement the bit counter type
- Up to 9 Communication interfaces
- Up to 2 More I C Interface (support SMBus / PMBus)
- Up to 3 More USART Interface (support ISO7816 interface, LIN ,

IrDA An interface and modem control)

- Up to 2 More SPI interface(18M Bit / sec)
- CAN interface(2.0B initiative)
- USB 2.0 Full speed interface
- CRC Calculation means, 96 Bit unique identification code chip

Device Comparison

CKS32F103x8 (B) Product features and peripheral configuration

Model		CKS32F1030	C8 / CB	CKS32F103RB	CKS32F103VB			
peripheral interface								
Flash - K I	byte	64	128	128	128			
SRAM- K t	oyte	20)	20	20			
-		3		3	3			
Timer <u>General pur</u>	Advanced Control	1		1	1			
	SPI	2		2	2			
	I2C	2		2	2			
Communication Inte	faceUSART	3		3	3			
	USB	1		1	1			
	CAN	1		1	1			
GPIO Ports (cha	annels)	37	,	51	80			
12 Bit synchror	nization ADC	2	10	2 16	2 16			
(Number	of channels)	channel	S	channels	channels			
CPU frequ	iency	72 MHz						
Operating Voltage				2.0V~ 3.6V				
Operating temperature		Ambient temperature: - 40 °C ~ + 85 °C / - 40 °C ~ + 105 °C						
Packa	age	LQFP	48	LQFP64	LQFP100			

CHS TH

Ordering Information

Palletized

Product number Packa	ge Packed pans nur	nber plate		Box number	Box boxing	Number of boxes loade
CKS32F103C8T6 LQFF	<u>48</u>	250PCS / plate 10 Tr	ay / box <u>2500PCS / bo</u>	5	6 Box / carton	15000PCS / box
CKS32F103CBT6 LQFF	48	250 PCS / plate 10 Tr	ay / box <u>2500PCS / bo</u>	<u>×</u>	6 Box / carton	15000 PCS / box
CKS32F103RBT6 LQFF	P64	160 PCS / plate 10 Tr	ay / box <u>1600 PCS / bo</u>	×	6 Box / carton	9600 PCS / box
CKS32F103VBT6 LQFF	100	90 PCS / plate 10 Tr	ay / box 900 PCS / box		6 Box / carton	5400 PCS / box

table of Contents

. Introduction	1
Specifications	2
2.1 Outline	2
2.1.1 ARM	2
2.1.2 Built-in flash memory	2
2.1.3 CRC (Cyclic Redundancy Check) calculation unit	3
2.1.4 Internal SRAM	3
2.1.5 Nested vectored interrupt controller (NVIC)	3
2.1.6 External Interrupt / Event Controller (EXTI)	
2.1.7 Clock and start	3
2.1.8 Bootstrap mode	4
2.1.9 Supply Scheme	4
2.1.10 Power Monitor	4
2.1.11 Regulator	4
2.1.12 Low-power mode	5
2.1.13 DMA	5
2.1.14 RTC (Real-time clock) and backup registers	5
2.1.15 And Watchdog Timer	6
2.1.16 I2C bus	7
2.1.17 Universal Synchronous / Asynchronous Receiver Transmitter (USART)	
2.1.18 Serial Peripheral Interface (SPI)	
2.1.19 Controller Area Network (CAN)	8
2.1.20 Universal Serial Bus (USB)	
2.1.21 GPIO ports (GPIO)	8
2.1.22 ADC (An analog / digital converter)	
2.1.23 Temperature Sensor	9
2.1.24 Serial wire JTAG Debug port (SWJ-DP)	9
Pin definitions	12
Memory map	20
Electrical Characteristics	twenty one

Branch core 32-bit MCU series of products - CKS32F103x8 with CKS32F103xB

5.1 Test Conditions	twenty one
5.1.1 The minimum and maximum values	twenty one
5.1.2. Typical values	twenty one
5.1.3 Typical curve	twenty one
5.1.4 Load Capacitance	twenty one
5.1.5 Pin input voltage	twenty two
5.1.6 Supply Scheme	twenty three
5.1.7 Current consumption measurement	twenty three
5.2 Absolute Maximum Ratings	twenty four
5.3 Working conditions	25
5.3.1. General working conditions	25
5.3.2. When the power-up and power-down working conditions	25
5.3.3 Embedded reset and power control module characteristics	
5.3.4 Built-in reference voltage	27
5.3.5 Supply current characteristics	27
5.3.6 External clock source characteristics	
5.3.7 Characteristics of the internal clock source	35
5.3.8 PLL characteristic	
5.3.9 Reservoir characteristics	
5.3.10 EMC characteristic	
5.3.11 Absolute maximum (electrical sensitivity)	38
5.3.12 I / O Port characteristics	39
5.3.13 NRST Pin Characteristics	42
5.3.14 TIM Features of Timer	
5.3.15 Communication Interface	43
5.3.16 CAN (Controller Area Network) interface	
5.3.17 12 Place ADC characteristic	48
5.3.18 Temperature sensor characteristics	52
6. Package Characteristics	53
6.1 Package mechanical data	53
6.2 Thermal Characteristics	57

(6.2.1. Reference Documents	57
7. Mod	lel name	58
8. Vers	sion History	59

CKS HANNE

1

1. Introduction

In this paper, in the core subjects CKS32F103x8 with CKS32F103xB Standard MCU Device characteristics of the product.

CKS32F103x8 with CKS32F103xB Data sheet, must be combined with its associated reference manual reading together. related Cortex TM -M3 The core of the relevant

information, please refer to " Cortex-M3 Technical Reference Manual, "available at ARM The company's website:

http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0337e/ .

CKS HARAMA

2. Specifications

CKS32F103x8 with CKS32F103xB Standard MCU Series of high-performance ARM® Cortex TM -M3 32 Bit RISC Core operating frequency is 72MHz Built-in high-speed memory (up to 128K Bytes of flash memory and 20K Byte SRAM) Rich enhancements I / O And coupled to the two ports APB Bus peripherals. Contains 2 More 12 Place ADC, 3 General purpose 16 Bit timers and 1 More PWM Timer It also includes standard and advanced communication interfaces: up to 2 More I₂ C Interface and SPI interface, 3 More USART interface, 1 More USB Interface and

1 More CAN interface.

CKS32F103x8 with CKS32F103xB Standard MCU Series supply voltage 2.0V to 3.6V, -40 ° C To + 85 ° C Operating temperature range and - 40 ° C To + 105 ° C The extended temperature range, a series of power-saving mode to ensure the required low-power applications.

CKS32F103x8 with CKS32F103xB Standard products include series from 36 Foot to 100 The foot 4 Different kinds of packages; depending on the package, the peripheral

configuration of the device vary. The following gives a basic introduction to the series in all peripherals.

These rich peripheral configuration such that CKS32F103x8 with CKS32F103xB Standard Series microcontrollers can be used in a variety of applications:

- Motor drive and application control
- Medical and handheld devices
- PC And gaming peripherals GPS platform
- Industrial applications: programmable logic controller (PLC), Converter, printer and scanned
- Alarm systems, video intercom and heating, ventilation and air conditioning

2.1 Outline

2.1.1 ARM e of Cortex [™] -M3 The core and embedded flash memory and SRAM

ARM of Cortex M-M3 The processor is the latest generation of embedded ARM Processor, it is realized MCU The need to provide a low-cost platform, reduced pin count and

reduced system power consumption, while delivering superior computing performance and advanced interrupt system response.

ARM of Cortex TM -M3 Yes 32 Bit RISC Processor, provides additional code efficiency, typically in the 8 with 16 We played a bit of space on the storage system ARM Core

performance.

CKS32F103x8 with CKS32F103xB Standard series has a built-in ARM Core, so it is with all the ARM Tools and software compatibility. Errorl Unrecognizable switching

parameter. A functional block diagram of the series.

2.1.2 Built-in flash memory

64K or 128K Bytes of built-in flash memory for storing programs and data.

2.1.3 CRC (Cyclic Redundancy Check) calculation unit

CRC (Cyclic Redundancy Check) calculation unit uses a fixed generator polynomial from a 32 Generating a bit data word CRC code. In many applications, based on CRC Techniques are used to verify the consistency of the data transmission or storage. in EN / IEC 60335-1 The range of the standard, which provides a means of detecting errors of a flash memory, CRC The software calculating unit may calculate in real time for the signature, and the signature generated in comparison with the link and to generate a software.

2.1.4 Internal SRAM

20K Built-in bytes SRAM , CPU Able to 0 Waiting period to access (read / write).

2.1.5 Nested vectored interrupt controller (NVIC)

CKS32F103x8 with CKS32F103xB Standard built-nested vectored interrupt controller that can handle up to 43 Maskable interrupt channels (not including 16 More Cortex 树树树

™ -M3 The break) and 16 Priority levels.

- Tightly coupled NVIC It can achieve low latency interrupt handling
- Interrupt vector entry address directly into the kernel
- Tightly coupled NVIC interface
- Allow early treatment interruption
- Late arrival of a higher priority process interrupt
- Link function supports interrupt Tail
- Processor state automatically saved
- Automatic recovery upon return, at no additional cost to the command module with ٠

minimal disruption delay in providing flexible interrupt management functions.

2.1.6 External Interrupt / Event Controller (EXTI)

External Interrupt / Event Controller included 19 An edge detector, for generating an interrupt / event request. Each interrupt may be independently configure its trigger event (rising or falling edge or both edges), and can be individually shielded; a pending register maintained by the status of all interrupt requests. EXTI Less than the internal width can be detected APB2 Pulse of the clock period. Up to 80 General purpose I / O Port is connected to 16 External interrupt lines.

2.1.7 Clock and start

The system clock is carried out at startup, the internal reset 8MHz of RC Oscillator is selected as the default CPU Clock, can then select the exterior and having a failure detection 4 ~ 16MHz Clock; the external clock when the failure is detected, it will be isolated, the system will automatically switch to the internal RC Oscillator, if the interrupt is enabled, the software may receive a corresponding interrupt. Similarly, when necessary, to take PLL Clock completely

Interrupt management (such as when using the external oscillator during a failure).

Prescaler for configuring a plurality of AHB Frequency, high-speed APB (APB2) And low-speed APB (APB1) region. AHB And high-speed APB The highest frequency is 72MHz Low

speed APB The highest frequency of 36MHz . Reference FIG. 2 As shown in a block diagram of a driving clock.

2.1.8 Bootstrap mode

At startup, the bootstrap pin by a self-lifting choice of three modes:

- Bootstrap program from the flash memory
- Bootstrap from the system memory
- From the inside SRAM Bootstrap bootstrap loader (Bootloader) Stored in the system memory, through USART1 Flash

reprogramming.

2.1.9 Supply Scheme

- V DD = 2.0 ~ 3.6V : V DD Pin I / O Pin and the internal power supply voltage regulator.
- V SSA, V DDA = 2.0 ~ 3.6V : for ADC, Reset module, RC And oscillator PLL The analog section provides power. use ADC
 Time, V DDA Not less than 2.4V. V DDA with V SSA It must be connected respectively to V DD with V SS.
- V вит = 1.8 ~ 3.6V : When you close V to When (the internal power source through the switch) of RTC ,external 32kHz Power oscillator and backup registers.

For more information on how to connect the power pins, see FIG. 10 Supply Scheme.

2.1.10 Power Monitor

This product incorporates an internal power-on reset (POR) / Brown-out reset (PDR) Circuit, the circuit is always active to ensure power supply system in more than 2V Work;

when V to Below the set threshold (V POR/PDR) When the device is set to the reset state, without having to use an external reset circuit. There is also a programmable device voltage monitor

(PVD) That monitors V DD / V DDA Power supply and with the threshold V PVD Comparison, when V DD Below or above the threshold V PVD

When an interrupt, the interrupt handler can issue a warning or a microcontroller into a safe mode. PVD Function need to open a program. on V POR / PDR with V PVD Value

2.1.11 Regulator

The regulator has three operating modes: master mode (MR) Low-power mode (LPR) And a shutdown mode

- Master mode (MR) Operation for normal operation
- Low-power mode (LPR) For CPU Shutdown mode
- Shutdown mode for CPU Standby mode: the output of the regulator is high impedance state, the core power supply circuit is cut, consumption state at zero voltage regulator (but registers and SRAM The contents will be lost)

The regulator after reset is always active, closed in standby mode in a high impedance output.

2.1.12 Low-power mode

CKS32F103x8 with CKS32F103xB Standard product supports three low-power modes, you can achieve the best balance between the requirements of low-power, short start-up

time and a variety of wake-up events.

Sleep Mode

In sleep mode, only MCU Stop, all peripherals can wake up in a working state in the event of interruption / event MCU .

Shutdown Mode

In keeping SRAM And the case where the register contents are not lost, shutdown mode may achieve the lowest power consumption. In shutdown mode, stop all internal 1.5V Part

of the power supply, PLL , HSI of RC And oscillator HSE The crystal oscillator is turned off, the regulator may be placed in the normal mode or the low power mode.

Can be configured by any of a EXTI A signal to wake up the microcontroller from the shutdown mode, EXTI Signal can be 16 External I / O One of mouth, PVD Output, RTC Alarm clock or USB The wake-up signal.

Standby mode

In the standby mode you can achieve the lowest power consumption. The internal voltage regulator is turned off, and therefore all internal 1.5V The power supply portion is cut

off; PLL , HSI of RC And oscillator HSE The crystal oscillator is also turned off; into standby mode, SRAM And register content will disappear, but the contents of the register remain a

backup, standby circuit still work.

Exit from standby mode conditions are: NRST The external reset signal, IWDG Reset WKUP A pin on the rising edge or

RTC When the alarm occurs.

NOTE: When entering the stop or standby mode, RTC , IWDG And the corresponding clock is not stopped.

2.1.13 DMA

flexible 7 General road DMA You can manage memory to memory, and the memory device to the memory to the data transmission device; DMA The controller supports the ring

buffer management, interrupt controller to avoid the transmission reaches the end of the buffer generated.

Each channel has a dedicated hardware DMA Request logic, and each channel can be triggered by software; source and destination addresses of the length of the transmission, the transmission can be set independently by software.

DMA The main peripherals can be used: SPI , I 2 C , USART And general, basic and advanced control timer TIMx with ADC .

2.1.14 RTC (Real-time clock) and backup registers

RTC And backup power supply through a switch registers, in V₂₀ When the switch selects the active V₂₀ Otherwise, the V₂₀₄ Pin power supply. Backup registers (10 More 16 Bit registers) can be used in a closed V₂₀. When, save 20 User application data bytes. RTC And backup registers are not reset the system reset or power source; when waking from standby mode, will not be reset.

Real-time clock counter with a set of continuous operation, calendar clock function can be provided by appropriate software, also has alarm interrupt and periodic interrupt

function. RTC A clock driver may use external crystal 32.768kHz Oscillator, low power internal RC Oscillator or an external clock by a high speed 128 Divider. Internal low-power RC A

typical oscillator frequency 40kHz. To compensate for the deviation of the natural lens, can output a 512Hz The signal RTC Clock calibration. RTC Have a 32 Bit programmable

counter, the comparison registers

To be measured over time. There is a 20 Bit prescaler for time base clock, the clock for the default 32.768kHz , It will generate a 1 Seconds long time base.

2.1.15 And Watchdog Timer

CKS32F103x8 with CKS32F103xB Standard products include 1 An advanced control timers, 3 General timer, and 2

And a watchdog timer 1 A system timer.

The following table compares the functionality of advanced control timers, general timer and basic timers:

Timer Count	er resolution Counter Type	Generating prescaler	DMA please	begging	Capture / compare channe	s complementary ou
TIM1	16 Place	Up-counting / down-counting	1 ~ 65536 Any integer between	can	4	Have
TIM2 TIM3 TIM4	16 Place	Up-counting / down-counting	1 ~ 65536 Any integer between	can	4	No

table 1 Timer feature comparison

Advanced control timer (TIM1)

Advanced control timer (TIM1) It can be seen to be assigned 6 Three-phase channels PWM Generator, having a complementary dead band inserted

PWM Output can also be treated as a complete general-purpose timer. 4 Independent channels can be used:

- Input Capture
- Output Compare
- produce PWM (Edge or center aligned mode)
- Configured to output a single pulse 16 When the bit standard timers, it TIMx Timers have the same functionality. Configured to 16 Place PWM When the generator

having a full modulation capability (0 to 100%).

In debug mode, the counter can be frozen, while PWM Output is disabled, thereby disconnecting switch controlled by the output of these. Many features are standard TIM Same timer, the internal structure is the same, so the advanced control timer via the timer function and links TIM Timer co-operation, providing synchronous or event link function.

General-purpose timers (TIMx)

CKS32F103x8 with CKS32F103xB Standard products, built up to 3 A standard timer can be run simultaneously (TIM2,

TIM3 with TIM4). Each timer has a 16 Incrementing bit automatic loading / down counter, a 16 Bit prescaler and 4 Independent channels, each channel can be used as input capture, output compare, PWM And a one-pulse mode output, the maximum package configuration can provide up to 12 Input capture, output compare or PWM aisle.

They can also work together by linking a timer function and advanced control timers, providing synchronous or event link function. In debug mode, the counter can be frozen.

Any standard timer can be used to generate PWM Output. Each timer has independent DMA Request mechanism.

These timers also capable of processing signals of the incremental encoder, can handle 1 to 3 A digital output Hall sensor.

Independent watchdog

Independent watchdog is based on a 12 Bit down counter and a 8 Bit prescaler, which consists of a separate internal 40kHz of RC

A clock oscillator; for this RC Independent of the master clock oscillator, it can operate in shutdown mode and a standby mode. It can be used as a watchdog reset the entire

system when a problem occurs, or as a time-out timer provides free management application. It can be configured by the option byte to start a software or hardware watchdog. In

debug mode, the counter can be frozen.

Window Watchdog

Window contains a watchdog 7 Bits can be configured as free-running down counter. When used as a watchdog, reset the entire system if a problem occurs. It is driven by the master clock, having an early warning interrupt function; in debug mode, the counter can be frozen.

Timer-based system

This timer can be dedicated to real-time operating system, it can use as a standard down counter. It has the following characteristics:

- twenty four Bit down counter
- Auto reload function
- When the counter 0 When the system generates a maskable interrupt
- Programmable clock source

2.1.16 I2C bus

Up to 2 More I₂ C Bus interface that operates in multi-master mode or slave mode, supports standard mode and fast mode.

I2 C Interface Support 7 Position or 10 Bit addressing, 7 Bit address from the dual mode addressing. Built-in hardware CRC Generator / checker. The interface can be

used DMA Operation and Support SMBus bus 2.0 Version/ PMBus bus.

2.1.17 Universal Synchronous / Asynchronous Receiver Transmitter (USART)

USART1 Interface communication speed up 4.5Mb / s Other interface communication speed up Mb / s . USART Interfaces with hardware CTS with

RTS Signal management, support IrDA SIR ENDEC Transmission codec compatible ISO7816 Smart cards and provide LIN Master / slave function.

all USART Interface can be used DMA operating.

2.1.18 Serial Peripheral Interface (SPI)

Up to 2 More SPI Interface may be configured to communicate reachable from master mode or rate mode, half-duplex and full-duplex 18 Mb / s . 3 Generating bit prescaler 8 Species

main mode frequency, may be configured to 8 Position or 16 Bit data frame format. hardware CRC Generation / verification support basic SD Card and

MMC mode.

all SPI Interface can be used DMA operating.

2.1.19 Controller Area Network (CAN)

CAN Interface specification compatible 2.0A with 2.0B (Initiative), bit rate up 1 Mb / s . It can receive and send 11 Standard frame bit identifier may be transmitted and received 29 Extended frame bit identifier. have 3 E-mail and transmit 2 Receive FIFO , 3 level 14 An adjustable filter.

2.1.20 Universal Serial Bus (USB)

CKS32F103x8 with CKS32F103xB Standard products, built a full-speed compatible USB The device controller, follow full speed

USB device(12 Mb / s) Standard, the endpoint may be a software configuration, having a standby / wake-up function. USB Dedicated 48MHz Internal master clock PLL Produced directly (the clock source must be a HSE Crystal Oscillator).

2.1.21 GPIO ports (GPIO)

Each GPIO Pins can be configured by software to output (open-drain or push-pull), input (pull-down or pull-up or floating) or peripheral functions of the port. most GPIO Pins are shared with multiplexed analog or digital peripherals. In addition to having an analog input, all GPIO Pins allow a large current.

In case of need, I / O Pin through a specific peripheral function lock operation, to avoid I / O Unexpected register write operation. in APB2 Up I / O Flip up the foot speed 18MHz.

2.1.22 ADC (An analog / digital converter)

CKS32F103x8 with CKS32F103x8 Embedded Standard Products 2 More 12 Bit analog / digital converter (ADC) Each ADC Share up to 16 External channels, enabling a single

conversion or scan conversion mode. In scan mode, it can be switched on automatically in a selected group of analog input pins.

ADC Other logic functions on the interface comprising:

- Synchronous sample and hold
- CROSS sample and hold
- A single sample

ADC can use DMA operating.

The watchdog can be very accurately simulate the way monitoring, multiple or all of the selected channel, when the monitored signal exceeds the preset threshold, the analog

watchdog interrupt is generated.

By the standard Timer (TIMx) And advanced control timer (TIM1) Event occurs, it is possible to cascade inside respectively ADC Trigger and trigger the beginning of the

injection, the application can AD Conversion and clock synchronization.

2.1.23 Temperature Sensor

The temperature sensor generates a voltage varies linearly with temperature, in the range of conversion 2V <V DDA < 3.6V between. The temperature sensor is connected to the inside ADC12_IN16 The input channel, for converting the sensor output to a digital value.

2.1.24 Serial wire JTAG Debug port (SWJ-DP)

Embedded ARM of SWJ-DP Interface, which is a combination of JTAG And serial wire debug interface, serial wire debug interface or JTAG Connection interface. JTAG of TMS with TCK Signals and SWDIO with SWCLK Common pin, TMS A particular signal sequence for feet JTAG-DP with SW-DP Switch between.

CHS HANNER HANNER



Map 1 System block diagram

1. Operating temperature:- 40 ° C To + 105 ° C , The junction temperature of 125 ° C .

2. AF : As a peripheral functions of the foot I / O port



Map 2 Clock tree

1 . when HSI As a PLL When the input clock, the maximum clock frequency of the system can only reach 64MHz .

2 . When USB When the function, you must also use HSE with PLL , CPU The frequency must be 48MHz or 72MHz .

3 . When you need ADC Sampling time 1µs Time, APB2 Must be set 14MHz , 28MHz or 56MHz .

3. Pin definitions



Branch core 32-bit MCU series of products - CKS32F103x8 with CKS32F103xB





Map 6CKS32F103xx Standard QFN36 Pinout

table 2CK S 32F10 3xx Pin definitions

	Pin Number					1/0			
LQFP48	LQFP64	LQFP100	QFN36	Pin name of the class	Electrie	cally level 2	Main features (3) (Reset)	Optional multip	lexing function
-	-	1	-	PE2	I/OF	т	PE2	TRACECK	
-	-	2	-	PE3	I/OF	т	PE3	TRACED0	
-	-	3	-	PE4	I/OF	т	PE4	TRACED1	
-	-	4	-	PE5	I/OF	т	PE5	TRACED2	
-	-	5	-	PE6	I/OF	т	PE6	TRACED3	
1	1	6	-	V BAT	S		V BAT		
2	2	7	-	PC13-TAMPER- RTC (4)	1/0		PC13	TAMPER-RTC	
3	3	8	-	PC14- OSC32_IN (4)	1/0		PC14	OSC32_IN	
4	4	9	-	PC15- OSC32_OUT (4)	1/0		PC15	OSC32_OUT	
-	-	10	-	V ss_5	S		V SS_5		
-	-	11	-	V DD_5	S		Vdd_5		
5	5	12	2	OSC_IN	I	,X	OCS_IN		PD0 (7)
6	6	13	3	OSC_OUT	0		OSC_OUT		PD1 (7)
7	7	14	4	NRST	1/0		NRST		
-	8	15	-	PC0	1/0		PC0	ADC12_IN10	
-	9	16	-	PC1	1/0		PC1	ADC12_IN11	
-	10	17	-	PC2	1/0		PC2	ADC12_IN12	
-	11	18	-	PC3	1/0		PC3	ADC12_IN13	
8	12	19	5	V SSA	S		V SSA		
-	-	20	-	V REF-	S		V REF-		
-	-	twenty of	ne -	V REF +	S		V REF +		
9	13	twenty t	wo 6	V dda	S		V DDA		
10	14	twenty t	hree 7	PA0-WKUP	1/0		PA0	WKUP / USART2_C TS (۱) / ADC12_IN0 / TIM2_CH1_ETR (۱۵)	
11	15	twenty f	bur 8	PA1	1/0		PA1	USART2_RTS (6) / ADC12_IN1 / TIM2_CH2 (6)	
12	16	25	9	PA2	1/0		PA2	USART2_TX (ຄ) / AD C12_IN2 / TIM2_CH 3 (ຄ)	
13	17	26	10	PA3	1/0		PA3	USART2_RX (ஞ/ AD C12_IN3 / TIM2_CH	

	Pin Number				1/0				
LQFP48	LQFP64	LQFP100	QFN36	Pin name of the class	Electric E	ally level 2	Main features (೨) (Reset)	Optional multip	lexing function
								4 (6)	
-	18	27	-	V ss_4	s		V ss_4		
-	19	28	-	V DD_4	s		V DD_4		
								SPI1_NSS (6)/	
14	20	29	11	PA4	1/0		PA4	USART2_CK (6)/	
								ADC12_IN4	
								SPI1_SCK (6)/	
15	twenty	ne 30	12	PA5	1/0		PA5	ADC12_IN5	
								SPI1_MISO (6) /	
16	twenty f	wo 31	13	PA6	1/0		PA6	ADC12_IN6 /	TIM1_BKIN
								TIM3_CH1 (6)	
								SPI1_MOSI (6) /	
17	twenty t	hree32	14	PA7	1/0		PA7	ADC12_IN7 /	TIMI_CHIN
								TIM3_CH2 (6)	
-	twenty f	our 33	-	PC4	1/0		PC4	ADC12_IN14	
-	25	34	-	PC5	1/0	X	PC5	ADC12_IN15	
10	26	25	15	PPO			PPO	ADC12_IN8 /	
10	20	- 55	15	FBU			FBU	TIM3_CH3 (6)	TIMT_CH2N
19	27	36	16	PB1			PB1	ADC12_IN9 /	TIM1 CH3N
	21		10				1.51	TIM3_CH4 (6)	
20	28	37	17	PB2	I/OF	т	PB2 /		
						-	BOOT1		
-	-	38	-	PE7	I/OF	т	PE7		TIM1_ETR
-	-	39	-	PE8	I/OF	Т	PE8		TIM1_CH1N
-	-	40	-	PE9	I/OF	т	PE9		TIM1_CH1
-	-	41	-	PE10	I/OF	т	PE10		TIM1_CH2N
-	-	42	-	PE11	I/OF	т	PE11		TIM1_CH2
-	-	43	-	PE12	I/OF	т	PE12		TIM1_CH3N
-	-	44	-	PE13	I/OF	т	PE13		TIM1_CH3
-	-	45	-	PE14	I/OF	т	PE14		TIM1_CH4
-	-	46	-	PE15	I/OF	т	PE15		TIM1_BKIN
huanhu	20	47		PR10		T.	PP10	12C2_SCL /	
twenty	UIE 23	41	_	FDIV		<u> </u>	עוטיי	USART3_TX (6)	1 11/12_01 13
huenh		DR11			DR11	I2C2_SDA /			
twenty	wo 30	70	_		1,01			USART3_RX (6)	111112_0114
twenty	hreൿ1	49	18	V ss_1	s		V ss_1		
twenty	our 32	50	19	V DD_1	S		V DD_1		



Pin Number					1/0				
LQFP48	LQFP64	LQFP100	QFN36	Pin name of the class	Electric	cally level 2	Main features (3) (Reset)	Optional multip	lexing function
25	33	51	-	PB12	I / O F	т	PB12	SPI2_NSS / I2C2_SMBAI / USART3_CK (6) /	
26	34	52		PB13	I / O F	T	PB13	SPI2_SCK / USART3_CTS (6)/ TIM1_CH1N (6)	
27	35	53	-	PB14	I / O F	Ŧ	PB14	SPI2_MISO / USART3_CTS (6) / TIM1_CH2N (6)	
28	36	54	-	PB15	I / O F	т	PB15	SPI2_MOSI / TIM1_CH3N (6)	
-	-	55	-	PD8	I/OF	т	PD8	\sim	USART3_TX
-	-	56	-	PD9	I/OF	т	PD9		USART3_RX
-	-	57	-	PD10	I/OF	π	PD10		USART3_CK
-	-	58	-	PD11	I/OF	ŢX	PD11		USART3_CTS
-	-	59	-	PD12	I/OF		PD12		TIM4_CH1 / USART3_RTS
-	-	60	-	PD13	I/OF	T	PD13		TIM4_CH2
-	-	61	-	PD14) / O F	т	PD14		TIM4_CH3
-	-	62	-	PD15	I/OF	т	PD15		TIM4_CH4
-	37	63	-	PC6	I/OF	т	PC6		TIM3_CH1
-	38	64	-	PC7	I/OF	т	PC7		TIM3_CH2
-	39	65	-	PC8	I/OF	Т	PC8		TIM3_CH3
-	40	66	-	PC9	I/OF	т	PC9		TIM3_CH4
29	41	67	20	PA8	I / O F	т	PA8	USART1_CK / TIM1_CH1 ( ୠ/ MCO	
30	42	68	twenty	one PA9	I / O F	т	PA9	USART1_TX (6) / TIM1_CH2 (6)	
31	43	69	twenty t	wo PA10	I / O F	т	PA10	USART1_RX (6) / TIM1_CH3 (6)	
32	44	70	twenty t	hree PA11	I / O F	т	PA11	USART1_CTS / USBDM / CANRX (6) / TIM1_CH4 (6)	
33	45	71	twenty	bur PA12	I / O F	т	PA12	USART1_RTS / USBDP / CANTX (๑) TIM1_ETR (๑)	

CETC 中科芯集成电路股份有限公司

	Pin Nu	mber				1/0			
LQFP48	LQFP64	LQFP100	QFN36	Pin name of the class	Electrie	eally level 2	Main features (೨) (Reset)	Optional multip	lexing function
34	46	72	25	PA13	I/OF	т	JTMS / SWD IO		PA13
-	-	73	-				not conne	cted	
35	47	74	26	V ss_2	S		V ss_2		
36	48	75	27	V DD_2	S		V DD_2		
37	49	76	28	PA14	I/OF	т	JTCK / SWCLK		PA14
38	50	77	29	PA15	I/OF	т	JTDI		TIM2_CH1_ETR PA15 / SPI1_NSS
-	51	78	-	PC10	I/OF	т	PC10		USART3_TX
-	52	79	-	PC11	I/OF	т	PC11		USART3_RX
-	53	80	-	PC12	I/OF	т	PC12		USART3_CK
		81	2	PD0	I/OF	т	OSC_IN (8)	3	CANRX
		82	3	PD1	I/OF	T OSC_C		ч 	CANTX
-	54	83	-	PD2	I/OF	ŢX	PD2	TIM3_ETR	
-	-	84	-	PD3	I/OF	K	PD3		USART2_CTS
-	-	85	-	PD4	I/OF		PD4		USART2_RTS
-	-	86	-	PD5	I/OF	Т	PD5		USART2_TX
-	-	87	-	PD6	/OF	т	PD6		USART2_RX
-	-	88	-	PD7	I/OF	т	PD7		USART2_CK
39	55	89	30	PB3	I/OF	т	JTDO		PB3 / TRACESWO / TIM2_CH2 / SPI1_SCK
40	56	90	31	PB4	I / O F	т	JNTRST		PB4 / TIM3_CH1 / SPI1_MISO
41	57	91	32	PB5	1/0		PB5	I2C1_SMBAI	TIM3_CH2 / SPI1_MOSI
42	58	92	33	PB6	I/OF	т	PB6	I2C1_SCL (6) / TIM4_CH1 (6)	USART1_TX
43	59	93	34	PB7	I / O F	т	PB7	I2C1_SDA (6) / TIM4_CH2 (6)	USART1_RX
44	60	94	35	BOOT0	I		BOOT0		
45	61	95	-	PB8	I/OF	Т	PB8	TIM4_CH3 (6)	I2C1_SCL / CANRX
46	62	96	-	P89	I/OF	т	P89	ТІМ4_СН4 (б)	I2C1_SDA / CANTX

Pin Number				Ē		1/0			
LQFP48	LQFP64	LQFP100	QFN36	Pin name of the class	Electric	eally level (2)	Main features (೨) (Reset)	Optional multip	lexing function
-	-	97	-	PE0	I/OF	т	PE0	TIM4_ETR	
-	-	98	-	PE1	I/OF	т	PE1		
47	63	99	36	V ss_3	S		V ss_3		
48	64	100	1	V DD_3	S		V DD_3		

1. I = Input, O = Output, S = power supply

2. FT : 5V Voltage tolerance

3. PC13, PC14 with PC15 Pin power through the power switch, and this power switch can only absorb a limited current (3mA). So these three pins as

The following restrictions apply when output pin: Only one pin can be used as output at the same time, as an output pin can only work in 2MHz Mode, the maximum drive load

for 30pF , And not as a current source (e.g., driver LED) .

4. These first pins in the backup area in the main menu on power state, even after the reset, the state of these pins is controlled by the backup zone register (the register

Register will not be reset system master reset). About how to control them IO Specific information mouth, please refer to CKS32F103x8 with CKS32F103xB Reference book

Battery backup area, and BKP Relevant sections of the register.

5. Such multiplexing function can be configured by software to the other pin (if the corresponding models this pin package), details refer to CKS32F103x8 with

CKS32F103xB Reference Manual multiplexing function I / O Chapters and debug settings section

- 6. QFN36 Pins of the package 2 And pin 3 , LQFP48 with LQFP64 Pins of the package 5 And pin 6 in the chip reset to default configuration OSC_IN with
 - OSC_OUT Function foot. Software can reset these two pins PD0 with PD1 Features. But for LQFP100 Package, since PD0 with PD1 It is inherent

Function pin, so no need to re-image set by the software. For more details, please refer to CKS32F103x8 with CKS32F103xB Reference Manual

Alternate Function I / O Chapters and debug settings section. In the output mode, PD0 with PD1 It can only be configured 50MHz Output mode.

7. Mark appears in the table of pin names ADC12_INx (x Show 0, 15 Integer), indicates that this pin can be ADC1_INx or ADC2_INx .

E.g: ADC12_IN9 This pin can be configured to represent ADC1_IN9 It can also be configured to ADC2_IN9 .

8. Table Pin PA0 Corresponding to the multiplexing functions TIM2_CH1_ETR Indicating that you can configure the function TIM2_TI1 or TIM2_ETR . Similarly, PA15

The name of the corresponding remapping multiplexing functions TIM2_CH1_ETR , It has the same meaning.

4. Memory map



0x4002_3400	CRC
0x4002_3000	reserved
0x4002_2400	
0x4002_2000	
0x4002_1400	
0x4002_1000	
0x4002_0400	
0x4002_0000	
0x4001_3C00	
0x4001_3800	
0x4001_3400	Interface
0x4001_3000	reserved Flash
0x4001_2C00	reserved RCC
0x4001_2800	reserved DMA
0x4001_2400	USART1
0x4001_1C00	SPI1 reserved
0x4001_1800	ADC2 TIM1
0x4001_1400	reserved ADC1
0x4001_1000	PORTE
0x4001_0C00	PORTD
0x4001_0800	PORTC
0x4001_0400	PORTB
0x4001_0000	PORTA
0x4000_7400	AFIO EXTI
0x4000_7000	PWR reserved
0x4000_6C00	reserved BKP
0x4000_6800	bxCAN
0x4000_6400	USB / CAN shared 512
0x4000_6000	byte SRAM
0x4000_5C00	
0x4000_5800	registers
0x4000_5400	I2C2 USB
0x4000_4C00	reserved I2C1
0x4000_4800	USART3
0x4000_4400	USART2
0x4000_3C00	reserved
0x4000_3800	SPI2
0x4000_3400	reserved
0x4000_3000	IWDG
0x4000_2C00	WWDG
0x4000_2800	
0x4000_0C00	reserved RTC
0x4000_0800	TIM4
0x4000_0400	TIM3
0x4000_0000	TIM2

Map 7 Memory MAP Map

0x0000_0000

0x0000_0000

5. Electrical Characteristics

5.1 Test Conditions

Unless otherwise specified, all voltages are to V ss As a benchmark.

5.1.1 The minimum and maximum values

Unless otherwise specified, the production line by 100% Products at ambient temperature TA- 25 ° C with TA- TA max Under the test performed

(T A max Matches the selected temperature range), the minimum and maximum values of all guaranteed under worst case ambient temperature, supply voltage and clock frequency.

Described in comment to each of the tables below, the analog design and / or process properties of the resulting data without test production line provides evaluation; the basis

of comprehensive evaluation on the minimum and maximum values through the sample after the test, then the mean value plus or minus three times the standard distribution

(average ± 3Σ) get.

5.1.2. Typical values

Unless otherwise specified, typical data are based on TA- 25 ° C with V ID- 3.3V (2V ≤ V ID ≤ 3.3V voltage range). These data are only used for design guidance and are not tested.

typical ADC Numerical accuracy is obtained by a batch of standard samples, obtained at all temperatures tested range, 95% Product numerical error given less

(mean ± 2 Σ).

5.1.3 Typical curve

Unless otherwise noted, typical curve for design guidance only and are not tested.

5.1.4 Load Capacitance

When the measured load condition parameters shown in FIG pins 8 in.



Map 8 Pin load conditions

5.1.5 Pin input voltage

Measuring the input voltage on pin embodiment shown in FIG. 9 in.



5.1.6 Supply Scheme



Note: The image above 4.7µF Capacitor must be connected to V DD3.

5.1.7 Current consumption measurement



Map 11 Current consumption measurement scheme

5.2 Absolute Maximum Ratings

Applied load on the device exceeds the absolute maximum rating list (table 3, table 4, table 5) The values given, may result in permanent damage to the device. Given here is

able to withstand the maximum load, does not mean that the functional condition of correct operation of this device. Long-term work in the device under maximum conditions may

affect device reliability.

	table 3 Voltage characteristics			
symbol	description	<u>Minimum</u> Max	imum <u>unit</u>	
V oo - V ss External n	tain supply voltage (comprising V DDA with V DD) (1)	-0.3	4.0	
Mar	in 5V The tolerance on the input voltage pin (z_0	V ss - 0.3 V da	o+ 4.0	V
VIN	On the other voltage input pin (2)	V ss - 0.3	4.0	
ΔV ddx	The voltage difference between the different supply pin		50	
Vssx-Vss⊺The volt	age difference between the different ground pins		50	mv
V ESD (HBM)	ESD Electrostatic discharge voltage (Human Body Model)	See 5	.3.11 Festival	

1. All the power (V no, V nov, And ground (V ss, V ssv, Pin must always be connected to the external power supply system within the allowed range.

2. I NU (PM) Must not exceed its limit (see Table 4), Which is to ensure V N Do not exceed their maximum. If you can not guarantee V N Does not exceed its maximum value, but also to ensure the

External constraints I NU RMO Do not exceed their maximum. when V N-V N max When there is a positive injection current, when V N < V ss When there is a reverse injection current.

	table + Outrent characteristics		
symbol	description	Max Unit	
	through V $_{DD1}$ V $_{DDA}$ The total current of the power supply line (supply current) (η	150	
l vss	through V $_{\rm SS}$ The total ground current (flowing current) (η	150	
	Arbitrarily I / O And sink current output on the control pin	25	
Гю	Arbitrarily I / O And the output current of the control pin	25	mA
		5 / + 0	
I INJ (PIN) (2) (3) 5V INJE	ction current tolerance Pin		
	Other injection current pin (4)	± 5	
Σί INJ (PIN) (2) all I/Ο/	nd the total injection current of the control pin (4)	± 25	

table 4 Current characteristics

1. All the power (V no , V nov) And ground (V ss , V ssv) Pin must always be connected to the external power supply system within the allowed range.

2. I su (Pen) Must not exceed its limit, which is to ensure V n Do not exceed their maximum. If you can not guarantee V n Does not exceed its maximum value, but also to ensure that the outside limit

system Inv (PN) Do not exceed their maximum. when V N> V Do When there is a positive injection current; when V N < V ss When there is a reverse injection current.

3. Reverse injection current will interfere with the analog performance of the device. See section 5.3.17 Section.

4. When several I / O While port injection current, Σ I HU (PH) The maximum value of the absolute values of the forward current is injected into the immediate injection current and the reverse. The results are based on

Device 4 More I / O Ports on X I INJ (PIN) Maximum features.

table 5 Temperature characteristics

symbol	description Numerical		unit
Т этд	Storage temperature	- 65 + 150	°C
ТJ	The maximum junction ten	perature 150	°C

5.3 Working conditions

5.3.1. General working conditions

		• • •			
symbol	parameter	condition	Minimum Max	imum Unit	
f HCLK internal A	AHB Clock frequency		0	72	
fPOLK1 internal	APB1 Clock frequency		0	36	MHz
fecure internal	APB2 Clock frequency		0	72	
V DD Standar	operating voltage		2	3.6	
			2	3.6	
V DDA (1) The ana	tog part of the operating voltage (not used ADC) Must V DD (2 The analog part of the operating voltage (use ADC)	the same	2.4	3.6	V
V BAT Backup	section-operation voltage		1.8	3.6	
		standard I / O	-0.3 V DD	+ 0.3	
	I / O Input voltage	2V <v 3.6v<="" <="" dd="" td=""><td>-0.3</td><td>5.5</td><td></td></v>	-0.3	5.5	
V IN		FT1/0	-0.3	5.2	
		BOOT0	0	5.5	
	1	LQFP100		434	
_	Power Dissipation reference	LQFP64		444	mW
PD	temperature 6 : T = 85 ° C Temperature label 7 : T = 105 ° C	LQFP48		363	
	Chr	QFN36		1000	
		Maximum power dissipation	- 40	85	
-	Ambient temperature (reference temperature 6)	Low power dissipation (4)	- 40	105	
IA		Maximum power dissipation	- 40	105	
	Ambient temperature (reference temperature /)	Low power dissipation (4)	- 40	125	- C
т.	ha tia Tamanta Dara	Temperature label 6	- 40	105	
Тı	Junction Temperature Range	Temperature label 7	- 40	125	

table 6 General working conditions

1. When ADC When, Table 43 .

2. It is recommended to use the same power supply as Vno with V DAA Power supply, and power during normal operation, V DD with V DDA Between allows up 300mV Difference.

3. in case T $\scriptscriptstyle A$ Low, as long as T $_J$ No more than T $_{J\text{ mex}}$ (See 1 Section), it allows higher P $_D$ Value.

4. In the state of lower power dissipation, as long as T J No more than T Jmax (See 1 Section), T A It can be extended to this range.

5.3.2. When the power-up and power-down working conditions

Parameters given in the table are the test results under normal operating conditions.

table 7 On power-up and power-down of Working conditions

symbol	parameter	condition	Minimum Max	imum unit	
	V DD Rate rise		0	œ	
T VDD	V DD Rate of decline		20	8	µs / V

5.3.3 Embedded reset and power control module characteristics

Parameters given in the table is based on the table 6 And at ambient temperature are listed in V no Test results under supply voltage.

table 8 Embedded reset and power control module Block properties

symbol	parameter	condition	Min Typ Ma	ix Units		
		PLS [2: 0] = 000 (Rising)	2.10	2.18	2.26 V	
		PLS [2: 0] = 000 (Falling edge)	2.00	2.07	2.16 V	
		PLS [2: 0] = 001 (Rising)	2.19	2.28	2.37 V	
		PLS [2: 0] = 001 (Falling edge)	2.09	2.17	2.27 V	
		PLS [2: 0] = 010 (Rising)	2.28	2.38	2.48 V	
		PLS [2: 0] = 010 (Falling edge)	2.18	2.27	2.38 V	
		PLS [2: 0] = 011 (Rising)	2.38	2.47	2.58 V	
	Programmable voltage	PLS [2: 0] = 011 (Falling edge)	2.28	2.37	2.48 V	
V PVD	Selected level detector	PLS [2: 0] = 100 (Rising)	2.47	2.57	2.69 V	
		PLS [2: 0] = 100 (Falling edge)	2.37	2.46	2.59 V	
		PLS [2: 0] = 101 (Rising)	2.57	2.67	2.79 V	
		PLS [2: 0] = 101 (Falling edge)	2.47	2.56	2.69 V	
		PLS [2: 0] = 110 (Rising)	2.66	2.77	2.90 V	
		PLS [2: 0] = 110 (Falling edge)	2.56	2.66	2.80 V	
		PLS [2: 0] = 111 (Rising)	2.76	2.86	3.00 V	
		PLS [2: 0] = 111 (Falling edge)	2.66	2.76	2.90 V	
V PVDhyst (2)	PVD Sluggish			100		mV
	Power up / down comple	x Falling	1.8 (1)	1.87	1.96 V	
V POR / PDR	Bit Threshold	Rising	1.84	1.92	2.0 V	
V PVDhyst (2)	PDR Sluggish			40		mV
T RSTTEMPO (2) Res	et duration		1	2.5	4.5 ms	

1. Guaranteed by the design characteristics of the product to a minimum value V $_{\mbox{POR}\,/\mbox{POR}}$.

2. Guaranteed by design, not tested in production.

5.3.4 Built-in reference voltage

Parameters given in the table is based on the table 6 And at ambient temperature are listed in V no Test results under supply voltage.

table 9 Built-in reference voltage

symbol	parameter	condition	Min Typ M	ax Units		
		- 40 ° C <t 105="" <+="" c<="" th="" °="" ո=""><th>1.16</th><th>1.20</th><th>1.26 V</th><th></th></t>	1.16	1.20	1.26 V	
V REFINT BUILT-IN I	eference voltage	- 40 ° C <t +="" 85="" <="" ^="" c<="" th="" °=""><th>1.16</th><th>1.20</th><th>1.24 V</th><th></th></t>	1.16	1.20	1.24 V	
Ts_vrefint (1) When re	ading out the internal reference voltage, ADC Sampling time			5.1	17.1 (2)	μs

1. Guaranteed by the design characteristics of the product to a minimum value V $_{\mbox{POR}\,/\mbox{POR}}$.

2. Guaranteed by design, not tested in production.

5.3.5 Supply current characteristics

Current consumption is a comprehensive index of various parameters and factors, these factors include parameters and operating voltage, ambient temperature, I / O Pin

load, product software configuration, operating frequency, I / O The turnover rate of the position of the program codes and the like in the memory performed.

The method of measuring the current consumption of explanation, see FIG. 11.

Current consumption in this section measured value in all operating modes given, are performed in a streamlined code can be obtained

Dhrystone2.1 Code equivalent results.

Maximum current consumption

The microcontroller in the following conditions:

- all I / O Pins are in input mode, and is connected to a quiescent level on -V DD or V SS (No load).
- All the peripherals are turned off, unless otherwise stated.
- Flash memory access time to adjust frack Frequency of(0 ~ 24MHz When 0 A waiting period, 24 ~ 48MHz When 1 A waiting period, more than 48MHz When

2 Wait cycles).

- Instruction prefetch function is on (Note: This parameter must be set before setting the clock and bus division).
- * When you turn on the peripherals: fraux1 = fraux1 = fraux2 = fraux table 10, table 11 And Table 12 The parameters given in the table is based 5 And at ambient

temperature are listed in V DD Test results under supply voltage.

		condition		The maximum (1)		unit
symbol pan	ameter	condition	THCLK	Ta= 85 ° CTa=	105 ° C	unit
			72MHz	50	50.3	
			48MHz	36.1	36.2	
		External clock (2) To	36MHz	28.6	28.7	
Supp		enable all peripherals	24MHz	19.9	20.1	
	Supply current in		16MHz	14.7	14.9	
			8MHz	8.6	8.9	
I DD	run mode		72MHz	32.8	32.9	mA
			48MHz	24.4	24.5	
		External clock (2) Turn off	36MHz	19.8	19.9	
		all peripherals	24MHz	13.9	14.2	
			16MHz	10.7	11	
			8MHz	6.8	7.1	

table 10 Run mode Maximum current of the formula Eliminate Consumption, data Office Processing code runs from the internal flash memory

1. Derived from a comprehensive assessment, not tested in production.

2. External clock 8MHz , when $f_{\mbox{HCLK>}}$ 8MHz When enabled PLL .

				The ma	unit	
symbol para	ameter	condition	T HCLK	T ▲= 85 ° CT ▲=	105 ° C	unit
			72MHz	48	50	
			48MHz	31.5	32	
		External clock (2) To	36MHz	twenty four	25.5	
		enable all peripherals	24MHz	17.5	18	
			16MHz	12.5	13	
	Supply current in		8MHz	7.5	8	
I DD	run mode		72MHz	29	29.5	mA
			48MHz	20.5	twenty one	
		External clock (2) Turn off	36MHz	16	16.5	
		all peripherals	24MHz	11.5	12	
			16MHz	8.5	9	
			8MHz	5.5	6	

table 11 Run mode The maximum current consumption, the data Reason Code from the inside RAM Run

1. It derived from a comprehensive assessment to the production V to max with fract max Conditions for the test.

2. External clock 8MHz , when ficus- 8MHz When enabled PLL .

	table 12 Sleep N	the maximum level unor		insumption, the code rul	Ining Flash of RAW III	
			£	The maximum (1)		unit
symbol para	ameter	condition	THCLK	T = 85 ° CT =	105 ° C	unit
			72MHz	30	32	
			48MHz	20	20.5	
		External clock (2) To	36MHz	15.5	16	
		enable all peripherals	24MHz	11.5	12	
			16MHz	8.5	9	
	Supply current in		8MHz	5.5	6	
I DD	sleep mode		72MHz	7.5	8	mA
			48MHz	6	6.5	
		External clock (2) Turn	36MHz	5	5.5	
		off all peripherals	24MHz	4.5	5	
			16MHz	4	4.5	
			8MHz	3	4	

table 12 Sleep Mode The maximum level under the formula flow Consumption, the code running Flash or RAM in

1. It derived from a comprehensive assessment to the production V no max And to fucus max Enabled peripherals for the conditions tested.

2. External clock 8MHz , when $f_{\mbox{HCLIN}}$ 8MHz When enabled PLL .

table 13 Typical and maximum current consumption in the standby mode and shutdown

				I values	Maximum		
symbol para	ameter	condition	V DD / V BAT	V DD / V BAT	Ta=	Ta=	unit
		15	= 2.4V	= 3.3V	85 ° C	105 ° C	
		Regulator in run mode, low and high internal RC High-spee	d				
		oscillator and the oscillator is turned off (no independent	22.7	23.4 200		370	
	Supply current in	watchdog)					
	shutdown mode	Regulator in low power mode, low and high internal RC High	-speed				
		oscillator and the oscillator is turned off (no independent	9.1	10.3 180		340	
		watchdog)					
I dd		Low-speed internal RC The oscillator is turned on and	24	2.06	_	_	
		independent watchdog	2.7	2.00	_		μA
	The supply surront in	Low-speed internal RC The oscillator is turned on, an	23	2.81	_	_	
	stendburnede	independent watchdog is disabled	2.5	2.01	-	-	
	standby mode	Low-speed internal RC Oscillator and independent					
		watchdog in the closed state, low frequency oscillator RTC	1.5	3.17	4	5	
		It is off					
DD_VB	Supply current back	sup area Low frequency oscillator RTC It is on	1 1	1.4	10/	2.2	
AT			1.1	1.4	1.9 (2)	2.2	

1. Typical values are in TA= 25 ° C Test available.

2. Derived from a comprehensive assessment, not tested in production.

Typical current consumption

MCU In the following conditions:

- all I / O Pins are in input mode, and is connected to a quiescent level on -V DD or V SS (No load). •
- All the peripherals are turned off, unless otherwise stated.
- Flash memory access time to adjust fHCLK Frequency of(0 ~ 24MHz When 0 A waiting period, 24 ~ 48MHz When 1 A waiting period, more than 48MHz When 2 Wait cycles).

- Ambient temperature and V $_{\mbox{\scriptsize DD}}$ Supply voltages are listed in Table 6 .
- Instruction prefetch function is on (Note: This parameter must be set before setting the clock and bus division). When you turn on the peripherals:

fPCLK1 = fHCLK/4, fPCLK2 = fHCLK/2, fADCCLK = fPCLK2/4.

table 14 Run mode Typical current consumption under the formula , From the internal data processing code Flash Run

				Typical v	it		
symbol parameter		condition	I HCLK	Enable all peripherals (2) <u>Turn</u>	off all peripherals	unit	
			72MHz	32.46	21.7		
	Supply current	External	48MHz	21,96	14.73	0	
I DD IN RUN	in run mode	clock (3)	24MHz	12.13	8.57	mA	
			8MHz	5.5	4.31		

1. Typical values are in T $_{\rm A}$ = 25 ° C , V $_{\rm DD}$ = 3.3V When the test result.

2. Each analog part ADC To add additional 0.8mA Current consumption. In the application enviro which in turn is only part of the current ADC (Set up ADC_CR2 Deposit

The device ADON Will increase when the bit).

3. External clock 8MHz , when $f_{\mbox{HCLK>}}$ 8MHz When enabled PLL .

table 15 Run mode Typical current consumption under the formula , Data processing code from the internal RAM Run

			£	Typical v	values (1)	
symbol parameter		condition	THULK	Enable all peripherals (2) <u>Turr</u>	off all peripherals	unit
			72MHz	24.84	14.21	
	Supply current	External	48MHz	17.17	10.05	
I DD	in run mode	clock (3)	24MHz	9.38	5.86	MA
			8MHz	4.07	2.92	

1. Typical values are in TA= 25 ° C . V pp = 3.3V When the test result.

2. Each analog part ADC To add additional 0.8mA Current consumption. In the application environment, which in turn is only part of the current ADC (Set up ADC_CR2 Deposit

The device ADON Will increase when the bit).

3. External clock 8MHz , when f HCLK> 8MHz When enabled PLL .

table 16 In sleep mode Typical electricity flow Consumption, the number of According to the internal processing code from Flash or RAM Run

		£	Typical v	values (1)	
symbol parameter	condition	THCLK	Enable all peripherals (2) Turr	off all peripherals	unit

I DD	Supply current in sleep mode	External clock (3)	72MHz	17.57	17.61	mA
------	------------------------------	------------------------	-------	-------	-------	----

1. Typical values are in T $_{\rm A}$ = 25 ° C , V $_{\rm DD}$ = 3.3V When the test result.

2. Each analog part ADC To add additional 0.8mA Current consumption. In the application environment, which in turn is only part of the current ADC (Set up ADC_CR2 Deposit

The device ADON Will increase when the bit).

3. External clock 8MHz , when fricus 8MHz When enabled PLL .

Built-in peripheral current consumption

Built-in peripheral current consumption is shown in Table 17 , MCU The working conditions are as follows:

- all I / O Pins are in input mode, and is connected to a quiescent level on -V DD or V ss (No load).
- All the peripherals are turned off, unless otherwise stated.
- The values given are derived by measuring the current consumption calculation
 - Turn off all peripheral clocks
 - Open only a peripheral clock
- Ambient temperature and V DD Supply voltages are listed in Table 4.

table 17 Inside Peripheral home Current consumption (1)

Built	-in peripherals	25 ° C When the typical power cons	imption of the	unit Bui	It-in peripherals	25 ° C Typical power when	unit
			X			Consume	
	TIM2	1.2			GPIOA	0.47	
	TIM3	1.2	XIT		GPIOB	0.47	
	TIM4	0.9			GPIOC	0.47	
	SPI2	0.2			GPIOD	0.47	
	USART2	0.35		DO.	GPIOE	0.47	
APDI	USART3	0.35	ma ap	DΖ	ADC1 (2)	1.81	ma
	I 2 C1	0.39			ADC2	1.78	
	I 2 C2	0.39			TIM1	1.6	
	USB	0.65			SPI1	0.43	
	CAN	0.72			USART1	0.85	

1. frcux = 72MHz , fAPB1 = frcux / 2 , fAPB2 = frcux , Pre-separation of each peripheral-frequency coefficient to the default value.

2. ADC Special conditions: fHCLK = 56MHz , fAPB1 = fHCLK / 2 , fAPB2 = fHCLK , fADCLK = fAPB2 / 4 , ADC_CR2 Register ADON = 1 .

5.3.6 External clock source characteristics

Speed external clock from the external oscillation source user generated

Characteristic parameters given in the table is to use a high speed external clock source is measured, ambient temperature and supply voltage in accordance with Table 6 conditions of.

table 18 Speed external User clock unit characteristic

symbol	parameter	condition	Min Typ Max Linits	
symbol	parameter	condition	win Typ wax Units	

Branch core 32-bit MCU series of products - CKS32F103x8 with CKS32F103xB

f _{HSE_ext}	User external clock frequency (1)		1	8	25	MHz
V HSEH	OSC_IN High voltage input pin		2.2		3.3 V	
V HSEL	OSC_IN Low-level voltage input pin		0		2.2	
t w (HSE)			5			
t w (HSE)	OSC_IN High or low time (1)		5			
tr(HSE)					20	ns
tf(HSE)					20	
C in (HSE)	OSC_IN Input capacitance (1)			5		pF
DuCy (HSE)	Duty Cycle		45	50	55	%
١L	OSC_IN Input leakage current	Vss≤Vin≤Vdd		0.3 ± 1		μΑ

1. Guaranteed by design, not tested in production.

Low-speed external clock from the external oscillation source user generated

Characteristic parameters given in the table is to use a low-speed external clock source measured, ambient temperature and supply voltage in accordance with Table 6 conditions of.

symbol	parameter	condition Min	Typ Max U	nits		
fLSE_ext	User external clock frequency (1)		0	32.768 40	00 KHz	
V LSEH	OSC32_IN High voltage input pin		1.8		3.3 V	
V LSEL	OSC32_IN Low-level voltage input pin	X	0		1.7	
t w (LSE)			450			
t w (LSE)	OSC32_IN High or low time (1)		450			
tr(LSE)					50	ns
tf(LSE)					50	
C in (LSE)	OSC32_IN Input capacitance (1)			5		pF
DuCy (LSE)	Duty Cycle		30	50	70	%
١L	OSC32_IN Input leakage current	Vss≤Vin≤Vdd		-0.4 ± 1		μA

table 19 Low-speed	external <u>User</u>	clock	characteristics

1. Guaranteed by design, not tested in production.



Map 12 AC timing chart of the high-speed external clock source



Map 13 AC timing diagram of the external low speed clock source

High-speed external clock using a crystal / ceramic resonator generates

High-speed external clock (HSE) You can use a 4 ~ 16MHz Crystal oscillator / resonator configuration produces. The information given in this section are based on the use of the typical external components listed in the table, obtained by combining the characteristics evaluation results. In use, the resonator and the load capacitance of the oscillator must be as close as possible to the pin, in order to reduce the settling time and the start of output distortion.

table 20 HSE 4 ~	 16MHz Oscillato 	or Characteristic:	5 (1) (2)
------------------	-------------------------------------	--------------------	------------

symbol	parameter	condition	Min Typ Ma	<u>ix</u> unit		
fosc_in	Oscillator frequency	J.L.	4	8	16	MHz
R⊧	Feedback resistor			200		kΩ
C L1	Corresponding to the load capacitance	S B 200		20		-5
C L2 (3)	and serial proposed crystal impedance (Rs= 3012		30		рг
		V DD = 3.3V , V IN = V SS			4	
12	HSE Drive current	30pF load			1	mA
g m	Transconductance oscillator	start up	25			mA / V
t SU (HSE) (5)	Start Time	V DD stable		2		ms

1. Characteristic parameter of the resonator is given by a crystal / ceramic resonator manufacturer.

2. Derived from a comprehensive assessment, not tested in production.

3. for C11 with C12, Use quality, designed for high frequency applications (typical value) 5pF ~ 25pF Between the ceramic capacitor, and the selection of satisfactory crystalline

Or resonator. usually C11 with C12 With the same parameters. Manufacturers typically crystalline C11 with C12 The serial combination of parameters given load capacitance. In selecting C11 with

C L2 Time, PCB with MCU Pin capacitance should be taken into account (it can be roughly the pin PCB By capacitive plate 10pF estimate).

4. Relatively low RF The resistance value, it is possible to provide protection to avoid problems when used in humid environments generated, leakage and bias conditions arising under this environment

It has changed. However, when MCU Application in the harsh humid conditions, this parameter needs to be taken into account when designing.

5. tsu (HSE) is a start-up time, is enabled from software HSE Begin until a stable 8MHz The oscillation period of time. This value is a standard crystal resonator

The measured, it may be due to different manufacturers vary widely crystals.



Map 14 use 8MHz Typical applications of crystals

1. R Ext Value determined by the characteristics of the crystal. Typical values are 5 to 6 Fold R s .

Low-speed external clock using a crystal / ceramic resonator generates

Low-speed external clock (LSE) You can use a 32.768kHz Crystal oscillator / resonator configuration produces. The information given in this section are based on Table twenty one Typical external components listed in the evaluation of the results obtained by the integrated features. In use, the resonator and the load capacitance of the oscillator must be as close as possible to the pin, in order to reduce the settling time and the start of output distortion.

Note: For C11 with C12 We recommended to use high-quality 5pF ~ 15pF Between the ceramic capacitor, and meet the requirements of the selection or crystal resonator

Device. usually C11 with C12 With the same parameters. Manufacturers typically crystalline C11 with C12 The serial combination of parameters given load capacitance. Load Capacitance C1 It is calculated by the following formula: C1 - C11 X C121(C11+ C12)+ C100, among them C100, It is the pin capacitance and PCB Board or PCB Capacitance

associated, its typical value is between 2pF to 7pF between.

WARNING: To avoid exceeding C11 with C12 The maximum (15pF) Highly recommended load capacitance C1 ≤7pF Resonator, the load can not be used

Capacitance 12.5pF The resonator. For example: If one of the load capacitance CL - 6pF Resonator and Cstay - 2pF, then CL - CL - 8pF.

symbol	parameter	condition	<u>Min Typ M</u>	ax Units		
R⊧	Feedback resistor			5		MΩ
CL1	Corresponding to the load capacitance	D 0010			45	L
C L2 (2)	and serial proposed crystal impedance (Rs= 30KΩ Rs)(3)			15	р⊢
12	LSE Drive current	V dd = 3.3V, V in = V ss			1.4 µA	
g m	Transconductance oscillator		5			μA / V
t su (LSE) (4)	Start Time	V DD stable		3		s

table 21 LSE Oscillator Characteristics (fLSE = 32. 7 68kHz) (1)

1. Derived from a comprehensive assessment, not tested in production.

2. See cautions and warnings in this paragraph above the table.

3. With a smaller selection Rs Oscillator high value (e.g. MSIV-TIN32.768kHz) , Current consumption can be optimized.

4. tsu (HSE) is a start-up time, is enabled from software HSE Measurement is started until a stable 8MHz The oscillation period of time. This value is a standard crystal

Measured on a resonator, which may vary by manufacturer of crystals vary widely.



Map 15 use 32.768kH Typical applications of crystals

5.3.7 Characteristics of the internal clock source

Characteristic parameters given in the table is the use of ambient temperature and supply voltage in accordance with Table 6 Measured conditions.

High-speed internal (HSI) RC Oscillator

	tab	le 22 HSI Oscillator Characterist	ics (1) (2)			
symbol	parameter	condition	Min Typ M	ax Units		
fнsi	frequency			8		MHz
		Ta=- 40 ~ 105 ° C	- 2		2.5%	
	HSI Accuracy Oscillator	Ta=-10-85°C	-1.5		2.2%	
ACC HSI		TA-0-70°C	-1.3		2	%
		T 4 = 25 ° C	-1.1		1.8%	
t su (HSI)	HSI Oscillator start-up time	γ_{*}	1		2	μs
DD (HSI)	HSI Oscillator power			80	100	μA

1. V $_{DD}$ = 3.3V , T $_{\rm A}$ =- 40 \sim 105 $^{\circ}$ C Unless otherwise noted.

2. Guaranteed by design, not tested in production.

Low-speed internal (LSI) RC Oscillator

table 23 LSI Vit	ration Special os	scillator Of (1)

symbol	parameter	<u>Min Typ Max Units</u>			
f LSI (2)	frequency	30	40	60	kHz
t su (LSI) (3)	LSI Oscillator start-up time			85	μs
DD (LSI) (3)	LSI Oscillator power		0.65	1.2 µA	

1. V $_{DD}$ = 3.3V , T $_{\rm A}$ = - 40 \sim 105 $^{\circ}$ C Unless otherwise noted.

2. Derived from a comprehensive assessment, not tested in production.

3. Guaranteed by design, not tested in production.

Low-power mode wakeup time

table twenty four Wake-up time is listed in a 8MHz of HSI RC Wake-up phase of the oscillator measured. Wake-up clock source used by the current operating mode may be:

- Down or standby mode: the clock source is RC Oscillator
- Sleep mode: the clock source is the clock all the time when entering a sleep mode using the ambient

temperature and power supply voltage in accordance with Table 6 Measured conditions.

table twenty four	Low-power mode	wakeup time
-------------------	----------------	-------------

symbol	parameter	condition	Typical Un	<u>it</u>
t wusleep (1) Wake up from sleep mode		use HSI RC Wake-up Clock	1.7	
t wustop (1)	Wake-up from stop mode (regulator	HSI RC Wake-up Clock = 2µs	2.6	
	Wake-up from stop mode (low power	HSI RC Wake-up Clock = 2µs		μs
	consumption mode regulator)	Regulator from the low power mode time = 5µs	5.1	
tuuree Wake ur	from standby mode	HSI RC Wake-up Clock = 2µs	50	
L WUSTOBY (3) VVAKE-UP	from standby mode	Wake-up regulator from the closed mode time = 38µs	52	

1. Wake-up time is measured from the start of the event to wake the user program reads the first instruction.

5.3.8 PLL characteristic

table 25 Parameters listed is the supply voltage and the ambient temperature in accordance with Table 6 Measured conditions.

	tabl	e 25PLL characteris	tic			
	X		Numerical		. 1	
symbol	parameter	Min Typ Ma	×	nerical .0 25 0 60 72 3 200	unit	
	PLL The input clock (2)	1	8.0	25	MHz	
fpll_in	PLL The input clock duty ratio	40	50	60	%	
fpll_out	PLL Frequency clock output	16		72	MHz	
t LOCK	PLL Lock time		43	200	μs	

1. Derived from a comprehensive assessment, not tested in production.

2. Note that the correct multiplication factor, so that in accordance with PLL Such that the input clock frequency frequency frequency frequency

5.3.9 Reservoir characteristics

Flash memory

Unless otherwise noted, all parameters are in T $_{\rm A=-}$ 40 \sim 105 $^{\circ}$ C get.

symbol	parameter	condition	Min Typ M	ax Units		
t prog	16 Bit programming time	T₄₌- 40 ~ 105 ° C	-	-	20	μs
t erase pag	= page(1K Bytes) erase time T ▲ 40 ~ 105 ° C - 2		2			
tме	Full chip erase	T₄₌- 40 ~ 105 ° C	-		10	ms
	Supply Current	Read mode, fнctк = 72MHz , 2			04.0	
		A waiting period, VDD = 3.3V			21.6	
l dd		Write / erase mode,			2	ma
		f HCLK = 72MHz , VDD = 3.3V			3	
		Standby mode, VDD = 3.3 ~ 3.6V			1	μA

table 26 Flash Memory Features

1. Guaranteed by design, not tested in production.

table 27 Flash memory and the data lifespan Shelf Life limit

symbol	parameter	condition	Min Typ M	ax Units	
News	lifo	T ₄ ₌ 40 ~ 85 ° C (Suffix is 6)	100		Theyeard
	ine	T 40 ~ 105 ° C (Suffix is 7)	100		Thousand
t ret <u>Da</u>	t RET Data retention TA=- 40-85 ° C Time		10		year
comprehensiv	ve assessment, not tested in pro	duction.			
C charact	teristic	White the second			

1. Derived from a comprehensive assessment, not tested in production.

5.3.10 EMC characteristic

Sensitivity test sample is tested in the comprehensive assessment of the product

Feature EMS (Electromagnetic Susceptibility)

When running a simple application (by I / O Port Blink 2 More LED) , The test sample is applied 2 Kinds of electromagnetic interference until an error occurs, led Flashing

indicates errors.

- Electrostatic discharge (ESD) (Positive discharge and negative discharge) is applied to the chip until a pin all functional errors. This test is in line with . IEC 1000-4-2 standard.
- FTB : in Von with Vss Adopted a 100pF Applying a capacitor voltage transient burst (forward and reverse) until a functional error. This test is in line with IEC .

1000-4-4 standard. Chip reset system can resume normal operation. Test results are shown in the following table.

table 28 EMS characteristic

symbol	parameter	condition	Level / type	
V	Applied to any I / O Feet, resulting in erroneous function of voltage	V DD = 3.3V , T A = + 25 ° C ,	20	
V FESD	limit.	fHCLK = 72MHz . meets the IEC 1000-4-2	28	
Veftb	in V $_{\text{DD}}$ with V $_{\text{SS}}$ On by 100pF Capacitance applied	V DD = 3.3V , T A = + 25 ° C ,	4.0	
	, Resulting in erroneous function of voltage transient burst limit	f _{HCLK} = 72MHz . meets the IEC 1000-4-4	4A	

Solid design software to avoid noise problems

In the device level EMC Evaluation and optimization is carried out in a typical application environment. It should be noted that good EMC Performance and user applications and

specific software are closely related.

Therefore, it is recommended to implement the software EMC Optimization, and with EMC Related to certification testing.

Software recommendations

Process control software must include Runaway, such as:

- Corrupted program counter
- Unexpected reset
- The key data is corrupted (control registers)

Pre-certification test

Many common failure (unexpected reset and the program counter is damaged), it is possible by manually NRST The introduction of a low level or into a continuous on the

crystal pins 1 The second low level to reproduce.

Making ESD Test, voltage can be applied directly beyond the requirements of the application on the chip, when the operation of detecting an unexpected place, part of the

software needs to be enhanced to prevent the occurrence of an unrecoverable error.

Electromagnetic interference (EMI)

When you run a simple application (by I / O Port Blink 2 More LED) Monitoring this emits electromagnetic fields. This Emissions test Compliance SAE J1752 / 3 Standard,

which specifies the test load plate and pins.

				The maximum	.,		
symbol parameter		condition	Monitoring frequency bai	8 / 48MHz	8 / 72MHz	unn	
			0.1 ~ 30MHz	12	12		
		V dd = 3.3 V , T a =	30 ~ 130MHz	twenty two	19	dBµV	
S EMI Peak	ak	25 ° C , LQFP100 Package	130MHz ~ 1GHz	twenty three	29		
	with IEC 61967-2	with IEC 61967-2	SAM EMI level	4			
			do not	4	4	-	

able 29 EMI characteristic

5.3.11 Absolute maximum (electrical sensitivity)

Based on three different tests (ESD, LU) Using a specific measurement method, the chip strength test to determine the sensitivity of the performance of its electrical.

Electrostatic discharge (ESD)

Electrostatic discharge (a positive pulse and a second interval after a negative pulse) is applied to all pins in all the samples, the sample size and the number of pins

associated power chip (3 sheet × (n + 1) Supply pins). This test is in line with JESD22-A114 / C101 standard.

table 30ESD Absolute Maximum Ratings

symbol	parameter	condition	<u>Types of</u> T	he maximum (1) <u>unit</u>	
V ESD (HBM)	Electrostatic discharge voltage (Human Body Mo	T = +25 ° C ,meets the JI	2 2	4 2000	
V ESD (CDM) Electros	tatic discharge voltage (charging device model) T = +2	5 ° C ,symbol Close JESD22-C101	=	500	V

1. Derived from a comprehensive assessment, not tested in production.

Static latch

In order to evaluate the performance of the latch, you need 6 Carried out on samples 2 Complementary static latch-up testing:

- For each supply pin provides the supply voltage exceeds the limit.
- In each of the input, output and configurable I / O Injection current pin. This test is in

line with EIA / JESD 78A IC latch standards.

	table 31 Electrical Sensitivity	
<u>symbol</u> parameter	condition	Types of
LU Static latch class T = +105	° C ,meets the JESD78A II class A	

5.3.12 I / O Port characteristics

General purpose input / output characteristics

Unless otherwise specified, the following table lists the parameters in Table 6 Measured conditions. all I / O Ports are compatible CMOS with

TTL .

table 32 I / O Static characteristics

symbol	parameter	condition	Minimum	Typical values	Maximum	<u>unit</u>
		standard I / O Feet, input Low voltage	-	-	0.28 × (V dd. 2V) + 0.8V	
V. Lew		FT I / O (1) Feet, input			0.32 × (V dd- 2V)	
V ⊫ Low lev	ever input voitage	Low voltage			+ 0.75V	
		all I / O Mouth, in addition to			0.35 \/ pp	
		BTOOT0			0.33 V DD	V
		standard I / O Pin, high				v
		voltage input	0.41 * (V DD= 2 V) + 1.3 V			
V.u High	level input voltage	FT I / O foot(1) , A high level	$0.42 \times (V_{}, 2)0 \pm 4V_{}$			
V IH MIGN	ieven input voltage	input voltage	0.42 (+ 0.5 2 +) + 1 +			
		all I / O Mouth, in addition to BT	OOT0 0.65 V dd (2)			

	standard I / O Foot Schmitt trigger voltage hysteresis (2)		200			
V hys	5V tolerate I / O Foot Schmitt trigger voltage hysteresis (2)		5% V dd (3)			mV
l ⊪g Input	leakage current (4)	Vss ≤ V IN ≤ V DD standard I / O port			± 1	·μA
	V _{IN} = 5V , 5∨ Tolerance port			3		
R PU Wea	k pull equivalent resistance (5)	V IN = V SS	30	40	50	
R PD Wea	k pull-down impedance (໑	V IN = V DD	30	40	50	KU2
Сю	I / O Pin capacitance			5		pF

1. FT = 5V tolerate.

2. Schmitt trigger switching hysteresis voltage level. Derived from a comprehensive assessment, not tested in production.

3. Voltage is at least 100mV .

4. If the pin intrusion reverse current, leakage current may be higher than a maximum value adjacent.

5. Pullup and pulldown resistor is designed as a real resistor in series with a switchable PMOS / NMOS achieve, This one PMON / NMOS Switch resistance is very small (about

Take up 10%) .

all I / O Ports are CMOS with TTL Compatible (without software configuration), their characteristics considered most stringent CMOS Process or

TTL parameter:

• for V н :

- in case V no Between [2.00V ~ 3.08V] ;use CMOS But contains characteristics TTL .

- in case V to Between [3.08V ~ 3.60V] ;use TTL But contains characteristics CMOS .

• for V ⊾:

- in case V DD Between [2.00V ~ 2.28V] ;use TTL But contains characteristics CMOS .

- in case V $_{\rm DD}$ Between [2.28V ~ 3.60V] ;use CMOS But contains characteristics TTL .

Output drive current

GPIO (General purpose input / output port) or an output can absorb up to +/- 8mA Current and absorbs + 20mA Current (not strictly V). In the user application, I / O The

number of feet must ensure that the drive current can not exceed 5.2 Absolute Maximum Ratings section given below:

- all I / O From Port V The sum of the currents acquired, plus MCU in V On obtaining maximum operating current can not exceed the absolute maximum ratings IVDD (Table 4).
- all I / O And from the port absorption V The sum of the currents flowing, plus MCU in V The maximum operating current flowing on, can not exceed the absolute maximum ratings IVSS (Table 4).

The output voltage

Unless otherwise specified, the table 33 Parameters listed are ambient temperature and V no Supply voltage in accordance with Table 6 Measured conditions. all

I / O Ports are compatible CMOS with TTL of.

table 55 Output Voltage characteristic						
symbol	parameter	condition	Minimum Max	imum Unit		
Vo⊾⑴Outp	ut low, when 8 Pins while absorbing current CMOS port, I to			0.4		
V он (2) Outpu	t high, when 8 While the output current pin	+ 8mA 2.7V <v 3.6v<="" <="" dd="" th=""><th>V DD- 0.4</th><th></th><th></th></v>	V DD- 0.4			
Vo⊾⑴ Outp	ut low, when 8 Pins while absorbing current TLL port, I $_{ m lo}$ -	+ 8mA		0.4		
V он (2) (3) Outp	ut high, when 8 While the output current pin	2.7V <v 3.6v<="" <="" dd="" td=""><td>2.4</td><td></td><td>V</td></v>	2.4		V	
Vo⊾⑴(3) Outp	ut low, when 8 Pins while absorbing current	l 10 = + 20mA		1.3		
V он (2) (3) Outp	ut high, when 8 While the output current pin	2.7V <v 3.6v<="" <="" dd="" td=""><td>2.4</td><td></td><td></td></v>	2.4			
VoL(1)(3) Outp	ut low, when 8 Pins while absorbing current	Iю=+ 6mA		0.4		
V он (2) (3) Outp	ut high, when 8 While the output current pin	2V <v 2.7v<="" <="" dd="" td=""><td>V DD- 0.4</td><td></td><td></td></v>	V DD- 0.4			

table 33 Output voltage characteristic

1. Absorption of current chip I to We must always follow the table 4 Given the absolute maximum ratings at the same time I to The sum of (all I / O Foot and control pins) must not exceed I vss .

2. Chip output current I to We must always follow the table 4 Given the absolute maximum ratings at the same time I to The sum of (all I / O Foot and control pins) must not exceed I voo .

3. Derived from a comprehensive assessment, not tested in production.

AC input and output characteristics

AC input-output characteristics of the definition and values respectively in FIG. 16 And Table 34 Given. Unless otherwise indicated, the listed

parameters is the supply voltage and the ambient temperature in accordance with Table 6 Measured conditions.

table 34 AC input-output characteristics (1)

MODEx [1: 0] symbo	I	parameter	condition	Minimum Ma	<u>kimum Unit</u>	
40	f max (IO) out	The maximum frequency (2)	CL= 50 pF, VDD= 2 ~ 3.6V		2	MHz
10	t f (10) out <u>Hig</u> l	<u>h output fall time to low</u> C ⊾= 50 pF, V ₪	= 2 ~ 3.6V		125 (₃₎	
(ZIVIHZ)	tr(10) out <u>Upto</u>	a high level output rise time			125 (з)	ns
04	f max (IO) out	The maximum frequency (2)	CL= 50 pF, VDD= 2 ~ 3.6V		10 MHz	
	t f (10) out <u>Hig</u> l	h output fall time to low $C_1 = 50 \text{ pF}, V_{DD} = 2 \sim 3.6 \text{V}$			25 (3)	
(10MHz)	tr(10) out <u>Up to</u>	a high level output rise time			25 (3)	ns
	f max (IO) out The maximum frequency (2)	С L = 30 pF, V dd = 2.7 ~ 3.6V		50		
		(IO) out The maximum frequency (2)	CL= 50 pF, V dd = 2.7 ~ 3.6V		30	MHz
			CL= 50 pF, V dd = 2 ~ 2.7V		20	
11			С L = 30 pF, V dd = 2.7 ~ 3.6V		5 (3)	
(50MHz)	tf(10)out Hig	h output fall time to low	CL= 50 pF, V dd = 2.7 ~ 3.6V		8(3)	
			CL= 50 pF, V dd = 2 ~ 2.7V		12 (₃₎	ns
				5 (3)		
	۲r(10) out UP 10	p a nign ievel output rise time C⊥- 30 pF, V d	D=2.7 ~ 3.6V C ∟=50 pF, V DD=2.7 ~ 3.6V		8(3)	

			C L = 50 pF, V DD = 2 ~ 2.7V		12 (₃₎	
-	t extipw	EXTI The controller detects the external signal No pulse width		10		ns

1. I / O Port speed by MODEx [1: 0] Configuration. See also CKS32F103x8 with CKS32F103x8 Reference manual on GPIO Port Configuration Register

instruction of.

2. The maximum frequency chart 16 Defined.

3. Guaranteed by design, not tested in production.



5.3.13 NRST Pin Characteristics

NRST Pin drivers to use CMOS Process, it can not disconnect the connection of a pull-up resistor, R Pu (Table 32). Unless otherwise specified, the table 35 Parameters *

table 35NRST Special pins Sex

		\sim		
listed are ambient temperature and V Supply voltage	o in popped	longe with	Table 6 Maggurod	aanditiana
insted are ambient temperature and vib Supply voltage	e in accord	ISINCE WILLI	Table o Measureu	conditions

symbol	parameter	condition	Min Typ Ma	<u>x Units</u>		
V IL (NRST) (1)	NRST Input low voltage		-0.5		0.8 V	
V IH (NRST) (1)	NRST Input High Voltage		2		V DD + 0.5	
V hus (NIPST) (1)	NRST Schmitt trigger voltage late			200		mV
	Stagnant					
Rpu	Weak pull equivalent resistance (2)	V IN = V SS	30	40	50	kΩ
V F (NRST) (1)	NRST Filtering the input pulse				100	ns
V NF (NRST) (1)	NRST Non-filtered input pulse		300			ns

1. Guaranteed by design, not tested in production.

2. Pull-up resistor is designed as a real resistor in series with a switchable PMOS achieve. This one PMON / NMOS Switch resistance is very small (approximately 10%) .



Map 17 suggested NRST Pin protection

1. Network is reset to prevent parasitic reset.

2. The user must ensure that NRST Table can be lower than the potential of the pin 35 The largest listed V IL (NRST) Or less, or MCU It can not be reset.

5.3.14 TIM Features of Timer

table 36 The parameters listed guaranteed by design.

For multiplexed input and output (output compare function pin, input capture, external clock, PWM Output) features details on participation 5.3.12

table 36TIMy (a ch

Section.

		table so mix (i) characteristic			
symbol	parameter	condition	Minimum I	/lax Unit	
		X	1		t TIMXCLK
t res (TIM)	Timer resolution time	ftimxclk = 72MHz	13.9		ns
£	CH1 to CH4 Timer external clock		0	ftimxclk/2	MHz
Техт	frequency	f тімхсік = 72MHz	0	36	MHz
Res TIM Timer	Resolution			16	bit
•	When the selected internal clock,		1	65536	t TIM×CLK
I COUNTER	16 Bit counter clock cycle	fтімxclк = 72MHz 0.0139		910	μs
				65536x65536 t тім	(CLK
TMAX_COUNT The maxin	num possible count	fтimxclk = 72MHz		59.6	s

1. TIMx Is a generic name, on behalf of TIM1 ~ TIM4 .

5.3.15 Communication Interface

I 2 C Interface Features

Unless otherwise specified, the table 50 table 37 Parameter list is the use of ambient temperature, frequency and V Supply voltage in accordance with Table 6 Measured conditions.

CKS32F103x8 with CKS32F103xB Standard product I2 C Interface standard I2 C Communication protocol, but with the following limitations: SDA with

SCL No " true " Open drain pin, when configured as an open drain output, and the pin-out Vno between PMOS Tube is closed, but still exists.

I2 C Interface characteristics are listed in Table 37 Relevant input and output multiplexing function pin (SDA with SCL) The characteristic details, see page 5.3.12 Section.

table 3712 C Interface Features

	_	standard I 2 C (1)		fast I 2 C (1) (2)		
symbol	parameter	maximum value	e minimum value	Maximum <u>Minimum</u>		unit
t w (SCLL)	SCL Clock Time Low	4.7		1.3		
t wsclh)	SCL High Time Clock	4.0		0.6		μs
t su (SDA)	SDA Settling Time	250		100		
th (SDA)	SDA Data Hold Time	0 (3)		0 (4)	900 (₃₎	
tr(SDA)					000	
tr(SCL)	SDA with SCL Rise Time		1000	20 + 0.1C ь	300	ns
t fSDA)						
t fSCL)	SDA with SCL Fall Time		300		300	
th (STA) Start Co	ondition Hold Time	4.0		0.6		
t su (STA) <u>Repea</u>	t start condition setup time	4.7		0.6		μs
t su (STO) Stop Co	ndition Setup Time	4.0		0.6		μs
t w (STO: STA	Stop condition to condition the start time	4.7		1.0		
)	(bus idle)	4.7		1.3		μs
Съ	Each bus capacitive load		400	2	400	pF

1. Guaranteed by design, not tested in production.

2. To achieve the standard mode I 2 C The maximum frequency, froxs It must be greater than 2MHz . In order to achieve fast mode I 2 C The maximum frequency, froxs It must be greater than 4MHz .

3. If you are not required to stretch SCL Low time signal, just beginning to meet the conditions of maximum hold time.

4. To leap SCL Falling undefined area, MCU Must ensure that internal SDA The signal of at least 300ns Hold time.



Map 18 I 2 C Bus and AC waveform measuring circuit (1)

1. Measurement points provided in CMOS Level: 0.3V $_{\rm DD}$ with 0.7V $_{\rm DD}$.

table 38SCL frequency(f PCLK1 = 36MHz , V DD = 3.3V) (1) (2)

f SCL (KHz) I 2 C_CCR Numerical

	R _P = 4.7 kΩ
400	0x801E
300	0x8028
200	0x803C
100	0x00B4
50	0x0168
20	0x0384

1. RP = An external pullup resistor, fscL = I 2 C speed.

2. for 200kHz About speed, speed error is ± 5%. For other speed range, the speed error is ± 2%. These external changes depending on design ELEMENTS

Precision parts.

SPI Interface Features

Unless otherwise specified, the table 39 Parameter list is the use of ambient temperature, freux Frequency and V DD Supply voltage in accordance with Table 6 Measured

conditions.

About the input and output alternate-function pin (NSS, SCK, MOSI, MISO) The characteristic details, see page 5.3.12 Section.

symbol	parameter	condition	Minimum Ma	kimum Unit	
fscк		Main Mode	-	18	
1 / t с (SCK)	SPI Clock frequency	Slave mode	-	18	MHZ
tr(SCK)	SPI Clock rise and fall times				
tf(SCK)		Load Capacitance: C = 30pF	- 8		ns
Ducy (SCK) Slav	ve clock duty cycle	Slave mode	30	70	%
t su (NSS) (2)	NSS Settling Time	Slave mode	4t PCLCK	-	
t h (NSS) (2)	NSS Hold Time	Slave mode	2t PCLCK	-	
t w (SCKH) (2)			50	<u> </u>	
t w (SCKL) (2)	SCK High and low time Main mo	pde, fpclk= 36MHz , Prescale = 4	50	60	
t su (MI) (2)	Data input setup time, the main mode	Main Mode	5		
t su (SI) (2)		Slave mode	5		
t h (MI) (2)	Data input hold time, the main mode	Main Mode	5		
t h (SI) (2)		Slave mode	4		ns
t a (SO) (2) (3) Output	data access time	From the model, fPCLK = 20MHz	0	3t PCLCK	
t dis (SO) (2) (4) Data O	utput disable time	Slave mode	2	10	
t v (SO) (2) (1) Outpu	t data valid time	From mode (enabled after the edge)		25	
t v (MO) (2) (1) Outpu	t data valid time	Main Mode (enabled after the edge)		5	
t h (SO) (2)		From mode (enabled after the edge)	15		
t h (MO) (2)	Data output hold time	Main Mode (enabled after the edge)	2		

table 39SPI characteristic(1)

1. Remapping SPI1 Properties need to be further determined.

2. Derived from a comprehensive assessment, not tested in production.

3. Represents the minimum value of the minimum time to drive the output, the maximum value obtained represents the maximum time the correct data.

4. Represents the minimum value of the output of the minimum off time, maximum data line represents the maximum time a high-impedance state.





Map 20SPI Timing diagram - From the patterns and CPHA = 1 (1)

1 . Measurement points provided in CMOS Level: $0.3V\,{\rm po}$ with $0.7V\,{\rm po}$.



Map 21SPI Timing Diagram - Master Mode (1)

1 . Measurement points provided in CMOS Level: 0.3V $_{\rm DD}$ with 0.7V $_{\rm DD}$.

USB characteristic

USB(Full Speed) interface is through USB-IF Certification.

table 40USB Start Time						
symbol	parameter	Maximum	unit			
t STARTUP (1)	USB Transceiver start time	1	μs			

1. Guaranteed by design, not tested in production.

table 41USB DC Characteristics

symbol	parameter	condition	Minimum (1) The r	naximum (1 <u>) unit</u>		
Input Level						
V dd	USB Operating voltage (2)		3.0 (3)	3.6	V	
V DI (4) Differen	tial input sensitivity	I (USBDP, USBDM)	0.2			
V CM (4) Differen	tial common mode range	contain V DI range	0.8	2.5	V	
V SE (4) Single-4	anded receiver threshold		1.3	2.0		
Output level						
VoL <u>Static c</u>	utput low 1.5kΩ of R⊥ Conne	cted to 3.6V (5		0.3		
Vон <u>Static</u>	utput high 15kΩ of R⊥ Conn	ected to V ss (5)	2.8	3.6	V	

1. All measurements are subject to a voltage ground terminal device.

2. In order to USB 2.0 Full-speed electrical specifications compatible, USBDP (D +) It must pass a pin 1.5kΩ Resistor to 3.0 ~ 3.6V Voltage.

3. CKS32F0103xx correct USB Function can 2.7V Guaranteed, but not in 2.7 ~ 3.0V Range voltage level drops electrical characteristics.

4. A comprehensive assessment to ensure, not tested in production.

5. RL It is connected to USB The load on the drive.



Map 22USB Timing: data signal rise and fall time is defined

table 42USB Full-speed electrical characteristics (1)

symbol	parameter	condition	Minimum	Maximum	unit
tr	Rise Time(2)	CL ≤ 50pF	4	20	ns
tr	Fall Time (2)	CL ≤ 50pF	4	20	ns
t rfm	Rise and fall time matching	tr/tf	90	110	%
V crs	CROSS voltage output signal		1,3	2.0	V

1. Guaranteed by design, not tested in production.

2. Signal from the measurement data 10% to 90% .

5.3.16 CAN (Controller Area Network) interface

About the input and output alternate-function pin (CAN_TX with CAN_RX) The characteristic details, see page 5.3.12 Section.

5.3.17 12 Place ADC characteristic

Unless otherwise specified, the table 43 The argument is consistent with the use of table 6 Ambient temperature conditions, fraze Frequency and V mA Supply voltage

measured.

Note: It is recommended to perform a calibration at each power-up.

symbol	parameter	condition	Minimum <u>Typic</u>	al Max Unit			
V DDA	Supply voltage	-	2.4	-	3.6 V		
V REF +	Positive reference voltage	-	2.4	- V dda		V	
	in V Input voltage feet	-	-	160 (1)	220 (1)	μA	
f ADC	ADC Clock frequency	-	0.6	-	14	MHz	
fs (2)	Sampling rate	-	0.05	-	1	MHz	
		fadc=14MHz	-	-	823	kHz	
TRIG (2) Extern	External trigger frequency	-	-	-	17	1/fadc	

table 43ADC characteristic

V AIN (3)	Conversion voltage range	-	0 (V SSA OF V REF- Connected to ground)	- V REF +		V
R AIN (2)	External input impedance		-	-	50	kΩ
R ADC (2)	Sampling switch resistance		-	-	1	kΩ
C ADC (2)	Internal sample and hold capacitor				8	pF
		fadc=14MHz		5.9		μs
t CAL (2)	Calibration time		83			1/fadc
		fadc=14MHz			0.214	μs
t lat (2)	t lat (2) Injection trigger a transition delay				3 (4)	1/fadc
		fadc=14MHz			0.143	μs
t latr (2)	Conventional conversion trigger delay				2(4)	1/fadc
		fadc = 14MHz	0.107		17.1	μs
t s (2) sampling time			1.5		239.5 1 / f	ADC
t STAB (2)	Power-on time		0	0	1	μs
	The total conversion time	fadc = 14MHz	1/A		18	μs
t conv (2)	(Including sampling time)		14 to 252 (sampling ts+ Successive approximation 12.5)		1/fadc	

1. A comprehensive assessment to ensure, not tested in production.

2. Guaranteed by design, not tested in production.

3. in QFN36, LQFP48 with LQFP64 Packaging products, V REF + Internally connected to V MA, V REF Internally connected to V ssA. See Table 2.

4. For external trigger, you must watch 43 Delay listed plus a delay 1 / f PCLI22

formula 1 :maximum R AIN formula

Τs RAIN < fadc × C Adc × In (2 N + 2) - R Adc

The above equation (Equation 1) For determining the maximum external impedance, such that the error may be less than 1/4 LSB . among them N = 12 (Show 12 Bit

resolution).

table 44f ADC = 14MHz (1) The maximum RAIN				
Ts(cycle)	ts(µs)	maximum R _{AIN (} kΩ)		
1.5	0.11	0.4		
7.5	0.54	5.9		
13.5	0.96	11.4		
28.5	2.04	25.2		
41.5	2.96	37.2		
55.5	3.96	50		
71.5	5.11	-		
239.5	17.1	-		
· · ·				

1. Guaranteed by design, not tested in production.

table 45ADC Accuracy	- Limitations of the	e test conditions (1) a	2
----------------------	----------------------	--------------------------	---

symbol	parameter	Test Conditions	Typical values	The maximum (3) u	<u>nit</u>
ET	Comprehensive error	<i>.</i>	± 1.3	± 2	
EO	Offset error	fPCLK2= 56 MHZ	± 1	± 1.5	
EG	Gain Error	$f_{ADC} = 14 \text{ MHz}$, $R_{AIN} < 10 \text{ K}\Omega$,	± 0.5	± 1.5	LSB
ED Differe	ntial linearity error	$V DDA = 3 \sim 3.0V$, $I A = 25 ° C$	± 0.7	± 1	
EL Integra	I linearity error	Measurements were AUC After the Calibration performed	± 0.8	± 1.5	

1. ADC DC precision value is measured after internal calibration.

2. ADC Accuracy of the relationship between the injection current and the reverse: the need to avoid reverse current is injected on any standard analog input pin, as this significantly reduced, further

Analog input pin on an ongoing conversion accuracy. Recommendations on the pins may produce a standard analog reverse injection current (between pin and ground) increases a SCHOTT

Group diode.

If positive injection current, as long as in the first 5.3.12 Given in Section I NU (PM) with XI NU (PM) Within range, it will not affect ADC Accuracy.

3. A comprehensive assessment to ensure, not tested in production.

table 46ADC Accuracy (1) (2) (3)						
symbol	parameter	Test Conditions	Typical values	The maximum (3) u	<u>nit</u>	
ET	Comprehensive error		± 2	± 5		
EO	Offset error		± 1.5	± 2.5		
EG	Gain Error	TADC = 14 MITIZ, RAIN < 10 KLZ,	± 1.5	± 3	LSB	
ED <u>Differe</u>	ntial linearity error	∇ DDA= 2.4 \sim 3.0 ∇	± 1	± 2		
EL Integra	I linearity error	Measurements were ADC After the calibration performed	± 1.5	± 3		

 $\sqrt{\lambda}$

1. ADC DC precision value is measured after internal calibration.

2. Optimal performance can be limited V no ,frequency, V REF And at a temperature range achieved.

3. ADC Accuracy of the relationship between the injection current and the reverse: the need to avoid reverse current is injected on any standard analog input pin, as this significantly reduced, further

Analog input pin on an ongoing conversion accuracy. Recommendations on the pins may produce a standard analog reverse injection current (between pin and ground) increases a SCHOTT

Group diode.

If positive injection current, as long as in the first 5.3.12 Given in Section I NU (PN) with XI NU (PN) Within range, it will not affect ADC Accuracy.

4. A comprehensive assessment to ensure, not tested in production.



Map 23ADC Accuracy characteristics

(1) The actual ADC Examples of the conversion curve

(2) Ideal curve

(3) The actual transition point connection

 ${\rm E}_{\rm T}$ Integrated error: the actual curve with a maximum deviation between the ideal transfer curve.

Eo Offset error: the first transition of the actual curve and the ideal curve of the transition time difference.

E Gain error: the last transition and the last transition of the difference between the ideal transfer curve in the actual transfer curve.

E D Differential linearity error: the actual curve over ho ho from the distance (1LSB) Difference. among them 1LSB IDEAL = V REF +/ 4096 (or

 $V_{\text{DDA}\,\text{/}}\,4096$, Determined by the package).

EL Integral linearity error: maximum deviation between the actual conversion curve and the end connection.



Map twenty four use ADC FIG typical connection

1. related R $\mbox{\sc and}$, R $\mbox{\sc add}$ with C $\mbox{\sc add}$ Values, see Table 46 .

2. Cparasitic Show PCB (Welding and PCB Quality-related layout) the parasitic capacitance at the pad (about 7pF). larger Cparasitic It will reduce the value of the fine converter

Degree, the solution is to reduce the $f_{\mbox{\scriptsize ADC}}$.

PCB Design Recommendations

in accordance with V REF+ Whether V mux is connected, the power supply must be decoupled in Figure 25 Or diagram 26 connection. Figure 10nF Ceramic capacitor capacitance

must be, they should be as close as possible MCU chip.



Map 25 Power supply and the reference power supply decoupling circuit (V REF + Not with V DDA Connected)

1. V REF + with V REF- Enter only appear in 100 Feet above product.



Map 26 Power supply and the reference power supply decoupling circuit (V REF + versus V DDA Connected)

1. V REF + with V REF- Enter only appear in 100 Feet above product.

5.3.18 Temperature sensor characteristics

table 47 Temperature sensor characteristics

symbol	parameter	<u>Min Typ Ma</u>	<u>x Units</u>		
T L (1)	$V_{\mbox{\tiny SENSE}}$ Linearity with respect to temperature		± 1	± 2	°C
Avg_Slope (1)	Average slope	4.0	4.3	4.6 mV / °	6
V 25 (1)	in 25°C When the voltage	1.61	1.62	1.63	V
t start (2)	Settling Time	4		10	μs
T S_temp (2) (3)	When reading the temperature, ADC sampling time			17.1	μs

1. A comprehensive assessment to ensure, not tested in production.

2. Guaranteed by design, not tested in production.

3. The shortest sampling time can be recycled many times determined by the application through.

6. Package Characteristics

6.1 Package mechanical data





Map 28LQFP100 , 100 Pin low profile quad flat package of FIG.

	Millimeter				
Grade	Minimum	Typical values	Maximum		
А			1.60		
A1	0.05	-	0.15		
A2	1.35	1.40	1.45		
A3	0.59	0.64	0.69		
b	0.18	-	0.26		
b1	0.17	0.20	0.23		
с	0.13	-	0.14		
D	15.80	16.00	16.20		
D1	13.90	14.00	14.10		
Е	15.80	16.00	16.20		
E1	13.90	14.00	14.20		
eB	15.05	-	15.35		
е		0.50BSC			
L	0.45	-	0.75		
L1		1.00REF			
θ	0	-	7 °		

table 49LQFP100 , 100 Low square cross section pin flat package data





	Millimeter				
Grade	Minimum	Typical values	Maximum		
А	15	-	1.60		
A1	0.05	-	0.15		
A2	1.35	1.40	1.45		
A3	0.59	0.64	0.69		
b	0.18	-	0.26		
b1	0.17	0.20	0.23		
С	0.13	-	0.17		
D	11.80	12.00	12.20		
D1	9.90	10.00	10.10		
E	11.80	12.00	12.20		
eB	11.25	-	11.45		
E1	9.90	10.00	10.10		
е		0.50BSC			
θ	0 °	-	7 °		
L	0.45	-	0.75		
L1	1.00REF				

table 50 LQFP64	. 64 Low square	cross section	pin flat package data



Map 30LQFP48 , 48 Pin low profile quad flat package of FIG.

table 51LQFP48, 48 Low square cross section pin flat package data			
	Millimeter		
Grade	Minimum	Typical values	Maximum
A	-	-	1.60
A1	0.05	-	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18	-	0.26
b1	0.17	0.20	0.23
с	0.13	-	0.17
c1	0.12	0.13	0.14
D	8.80	9.00	9.20
D1	6.90	7.00	7.10
E	8.80	9.00	9.20
E1	6.90	7.00	7.20
eB	8.10	-	8.25
е		0.50BSC	
L	0.40	-	0.65

	- Li	N	
table 51LQFP48 , 48 Low s	equare cross s	section	pin flat package data

L1	1.00REF		
k	0	-	7 °

6.2 Thermal Characteristics

The maximum junction temperature of the chip (T J max) Must not exceed the table 6 Given range of values. The

maximum junction temperature of the chip (T J max) Expressed in degrees Celsius, the following formula can be used:

 $T_J max = T_A max + (P_D max \times \Theta_{JA})$

among them:

- TA max It is the maximum ambient temperature, with ° C He said,
- Θ_{JA} Is the junction to ambient thermal resistance of the package, with ° C / W Labeling,
- PD max Yes PINT max with PI/O max And (PD max = PINT max + PI/O max),
- P wr max Yes Ind with V to The product, in watts (Watt) Said, it is the maximum internal power dissipation of the chip.

P1/0 max It is the maximum power consumption for all output pins:

Consider applications I / O The actual low and high VoL/ IoL with VOH/ IOH.

table 52 Thermal characteristics of the package

symbol	parameter	Value Unit	
AL O	Junction the heat resistance of the environment -LQFP100 - 14 × 14mm / 0.5mm spacing	46	
	Junction the heat resistance of the environment -LQFP64 - 10 × 10mm / 0.5mm spacing	45	° O / M
	Junction the heat resistance of the environmentLQFP48 - 7 × 7mm / 0.5mm spacing	55	°C/W
	Junction the heat resistance of the environmentQFN36-6 × 6mm / 0.5mm spacing	18	

6.2.1. Reference Documents

JESD51-2 The integrated circuit thermal environmental condition - Natural convection (still air). See also www.jedec.org .

7. Model name

Device family					
CKS32 = ARM-base 32-bit micro	controller				
Product type					
F = General purpose					
Sub-family					
103 = CKS32F103xx			-		
Pin count					
V = 100 pins R =					
64 pins C = 48		X	\mathbf{A}		
pins K = 32 pins	,	$\langle \chi \rangle$			
B = 128 Kbytes 8 = 64 Kbytes	- Child			_	
Package					
T = LQFP U	Y				
= QFN					
Temperature range					
6 = Industrial temperature range	, -40 to 85				—
Options					
-					

8. Version History

date	version	Modify part
2018.01.18	Initial draft	
2018.04.20	1.0	Modify the map 3 The pin 80 And pin 81 The pin definitions; Table 14 Add clock 48MHz Typical values of the conditions;
2018.08.11	1.1	Add Table 15 Typical current consumption in the operation mode, the data processing code from the internal RAM Run; modify table 16 The clock 72MHz Typical values of the conditions;
2018.10.10	1.2	Modify table 18 in $f_{LSE_{eff}}$ Maximum; modified table 26 in I $_{DD}$ unit μ A for mA ; Modify table 47 in V $_{25}$ The minimum, typical and maximum values.
2018.10.15	1.3	The device increases contrast / Ordering Information / model named chapters

CHS HAT AT