


EN: This Datasheet is presented by the manufacturer.

Please visit our website for pricing and availability at www.hestore.hu.

- 15-V Digital or ±7.5-V Peak-to-Peak Switching
- 125-Ω Typical On-State Resistance for 15-V Operation
- Switch On-State Resistance Matched to Within 5 Ω Over 15-V Signal-Input Range
- On-State Resistance Flat Over Full Peak-to-Peak Signal Range
- High On/Off Output-Voltage Ratio: 80 dB
 Typical at f_{is} = 10 kHz, R_L = 1 kΩ
- High Degree of Linearity: <0.5% Distortion
 Typical at f_{is} = 1 kHz, V_{is} = 5 V p-p,
 V_{DD} V_{SS} ≥ 10 V, R_L = 10 kΩ
- Extremely Low Off-State Switch Leakage, Resulting in Very Low Offset Current and High Effective Off-State Resistance: 10 pA Typical at V_{DD} – V_{SS} = 10 V, T_A = 25°C
- Extremely High Control Input Impedance (Control Circuit Isolated From Signal Circuit): 10¹² Ω Typical
- Low Crosstalk Between Switches: –50 dB
 Typical at f_{is} = 8 MHz, R_L = 1 kΩ

- Matched Control-Input to Signal-Output Capacitance: Reduces Output Signal Transients
- Frequency Response, Switch On = 40 MHz
 Typical
- 100% Tested for Quiescent Current at 20 V
- 5-V, 10-V, and 15-V Parametric Ratings
- Meets All Requirements of JEDEC Tentative Standard No. 13-B, Standard Specifications for Description of "B" Series CMOS Devices
- Applications:
 - Analog Signal Switching/Multiplexing: Signal Gating, Modulator, Squelch Control, Demodulator, Chopper, Commutating Switch
 - Digital Signal Switching/Multiplexing
 - Transmission-Gate Logic Implementation
 - Analog-to-Digital and Digital-to-Analog Conversion
 - Digital Control of Frequency, Impedance, Phase, and Analog-Signal Gain

E, F, M, NS, OR PW PACKAGE (TOP VIEW)



description/ordering information

The CD4066B is a quad bilateral switch intended for the transmission or multiplexing of analog or digital signals. It is pin-for-pin compatible with the CD4016B, but exhibits a much lower on-state resistance. In addition, the on-state resistance is relatively constant over the full signal-input range.

The CD4066B consists of four bilateral switches, each with independent controls. Both the p and the n devices in a given switch are biased on or off simultaneously by the control signal. As shown in Figure 1, the well of the n-channel device on each switch is tied to either the input (when the switch is on) or to V_{SS} (when the switch is off). This configuration eliminates the variation of the switch-transistor threshold voltage with input signal and, thus, keeps the on-state resistance low over the full operating-signal range.

The advantages over single-channel switches include peak input-signal voltage swings equal to the full supply voltage and more constant on-state impedance over the input-signal range. However, for sample-and-hold applications, the CD4016B is recommended.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




description/ordering information (continued)

ORDERING INFORMATION

TA	PACK	AGET	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	CDIP – F	Tube of 25	CD4066BF3A	CD4066BF3A	
	PDIP – E	Tube of 25	CD4066BE	CD4066BE	
		Tube of 50	CD4066BM		
–55°C to 125°C	SOIC - M	Reel of 2500	CD4066BM96	CD4066BM	
-55 C to 125 C		Reel of 250	CD4066BMT		
	SOP - NS	Reel of 2000	CD4066BNSR	CD4066B	
	TSSOP – PW	Tube of 90	CD4066BPW	CM066B	
	1330P - PW	Reel of 2000	CD4066BPWR	CIVIUOOB	

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



[†] All control inputs are protected by the CMOS protection network.

- NOTES: A. All p substrates are connected to V_{DD} .

 B. Normal operation control-line biasing: switch on (logic 1), $V_C = V_{DD}$; switch off (logic 0), $V_C = V_{SS}$
 - C. Signal-level range: $V_{SS} \le V_{is} \le V_{DD}$

92CS-29113

Figure 1. Schematic Diagram of One-of-Four Identical Switches and Associated Control Circuitry



SCHS051D - NOVEMBER 1998 - REVISED SEPTEMBER 2003

absolute maximum ratings over operating free	e-air temperature (unle	ss otherwise noted)†
DC supply-voltage range, V _{DD} (voltages referen		
Input voltage range, V _{is} (all inputs)		
DC input current, I _{IN} (any one input)		±10 mA
Package thermal impedance, θ _{JA} (see Note 1): I	E package	80°C/W
	M package	86°C/W
	NS package	
	PW package	113°C/W
Lead temperature (during soldering):	. 0	
At distance $1/16 \pm 1/32$ inch $(1,59 \pm 0,79 \text{ mm})$	n) from case for 10 s max .	265°C
Storage temperature range, T _{stg}	•	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions

		MIN	MAX	UNIT
V_{DD}	Supply voltage	3	18	V
TA	Operating free-air temperature	-55	125	°C

electrical characteristics

					LIN	IITS AT II	NDICATE	D TEMPE	RATURE	S	
	PARAMETER	TEST CONDITIONS	VIN	V _{DD}	5500	4000	0500	10500	25	°C	UNIT
			(V)	(V)	–55°C	–40°C	85°C	125°C	TYP	MAX	
			0, 5	5	0.25	0.25	7.5	7.5	0.01	0.25	
1	Quiescent device		0, 10	10	0.5	0.5	15	15	0.01	0.5	
IDD	current		0, 15	15	1	1	30	30	0.01	1	μΑ
			0, 20	20	5	5	150	150	0.02	5	
Signal	Inputs (Vis) and Outpu	ıts (V _{OS})									
		$V_C = V_{DD}$, $R_L = 10 \text{ k}\Omega \text{ returned}$		5	800	850	1200	1300	470	1050	
r _{on}	On-state resistance (max)	to $\frac{(V_{DD} - V_{SS})}{2}$,		10	310	330	500	550	180	400	Ω
		$V_{is} = V_{SS}$ to V_{DD}		15	200	210	300	320	125	240	
	On-state resistance			5					15		
$\Delta r_{\mbox{on}}$	difference between	$R_L = 10 \text{ k}\Omega, V_C = V_{DD}$		10					10		Ω
	any two switches			15					5		
THD	Total harmonic distortion	$V_C = V_{DD} = 5 \text{ V}, V_{SS} = -5 \ V_{is(p-p)} = 5 \text{ V} \text{ (sine wave ce} \ R_L = 10 \text{ k}\Omega, f_{is} = 1\text{-kHz sine}$	n 0 V),					0.4		%	
	-3-dB cutoff frequency (switch on)	V _C = V _{DD} = 5 V, V _{SS} = -5 V (sine wave centered on 0 V	/, V _{is(p-p}), R _L = 1) = 5 V kΩ					40		MHz
	-50-dB feedthrough frequency (switch off)	$V_C = V_{SS} = -5 \text{ V}, V_{is(p-p)} = 0$ (sine wave centered on 0 V	= 5 V), R _L = 1	kΩ					1		MHz
I _{iS}	Input/output leakage current (switch off) (max)	$V_C = 0 \text{ V}, V_{iS} = 18 \text{ V}, V_{OS} = $ and $V_C = 0 \text{ V}, V_{iS} = 0 \text{ V}, V_{OS} = 1$		18	±0.1	±0.1	±1	±1	±10-5	±0.1	μΑ
	–50-dB crosstalk frequency	$\begin{array}{l} V_{C}(A) = V_{DD} = 5 \text{ V,} \\ V_{C}(B) = V_{SS} = -5 \text{ V,} \\ V_{is}(A) = 5 \text{ V}_{p\text{-}p}, 50\text{-}\Omega \text{ sourc} \\ R_{L} = 1 \text{ k}\Omega \end{array}$	ce,						8		MHz
	Propagation delay	$R_L = 200 \text{ k}\Omega, V_C = V_{DD},$ $V_{SS} = GND, C_L = 50 \text{ pF},$		5					20	40	
^t pd	(signal input to signal output)	V _{is} = 10 V (square wave centered on 5	5 V).	10					10	20	ns
	o.g.iai oatpat)	t_r , $t_f = 20 \text{ ns}$	/,	15					7	15	
C_{is}	Input capacitance	$V_{DD} = 5 \text{ V}, V_{C} = V_{SS} = -5$	V						8		pF
Cos	Output capacitance	$V_{DD} = 5 \text{ V}, V_{C} = V_{SS} = -5$	V						8		pF
C_{ios}	Feedthrough	$V_{DD} = 5 \text{ V}, V_{C} = V_{SS} = -5$	V						0.5		pF





electrical characteristics (continued)

				LIN	MITS AT II	NDICATE	D TEMPE	RATURE	S	
	CHARACTERISTIC	TEST CONDITIONS	۷ _{DD}			2702	10500	25	°C	UNIT
			(V)	–55°C	–40°C	85°C	125°C	TYP	MAX	
Contro	ol (VC)									
	Operational Second	I _{is} < 10 μA,	5	1	1	1	1		1	
VILC	Control input, low voltage (max)	$V_{is} = V_{SS}$, $V_{OS} = V_{DD}$, and	10	2	2	2	2		2	V
		$V_{iS} = V_{DD}, V_{OS} = V_{SS}$	15	2	2	2	2		2	
	Ocatachicana		5			3.5 (1	MIN)			
VIHC	Control input, high voltage	See Figure 6	10			V				
	mgn voltago		15							
I _{IN}	Input current (max)	$V_{is} \le V_{DD}$, $V_{DD} - V_{SS} = 18 \text{ V}$, $V_{CC} \le V_{DD} - V_{SS}$	18	±0.1	±0.1	±1	±1	±10-5	±0.1	μΑ
	Crosstalk (control input to signal output)	$V_C = 10 \text{ V (square wave)},$ t_f , $t_f = 20 \text{ ns}$, $R_L = 10 \text{ k}\Omega$	10					50		mV
			5					35	70	
	Turn-on and turn-off propagation delay	$V_{IN} = V_{DD}$, t_r , $t_f = 20$ ns, $C_{I} = 50$ pF, $R_{I} = 1$ k Ω	10					20	40	ns
	propagation delay	OL = 30 pr, rtL = 1 ksz	15					15	30	
		V _{is} = V _{DD} , V _{SS} = GND,	5					6		
	Maximum control input repetition rate	$R_L = 1 \text{ k}\Omega \text{ to GND, } C_L = 50 \text{ pF,}$ $V_C = 10 \text{ V (square wave}$	10					9		MHz
	•	centered on 5 V), t_r , t_f = 20 ns, V_{OS} = 1/2 V_{OS} at 1 kHz						9.5		
Cl	Input capacitance							5	7.5	pF

switching characteristics

		SWITCH OUTPUT, V _{OS}									
V _{DD} (V)	V _{is}		I _{IS} (mA)								
	(V)	–55°C	–40°C	25°C	85°C	125°C	MIN	MAX			
5	0	0.64	0.61	0.51	0.42	0.36		0.4			
5	5	-0.64	-0.61	-0.51	-0.42	-0.36	4.6				
10	0	1.6	1.5	1.3	1.1	0.9		0.5			
10	10	-1.6	-1.5	-1.3	-1.1	-0.9	9.5				
15	0	4.2	4	3.4	2.8	2.4		1.5			
15	15	-4.2	-4	-3.4	-2.8	-2.4	13.5				






TYPICAL ON-STATE RESISTANCE

Figure 2

TYPICAL ON-STATE RESISTANCE

Figure 3







Figure 4 Figure 5



92CS-30966

92CS-22716

Figure 6. Determination of ron as a Test Condition for Control-Input High-Voltage (VIHC) Specification






Figure 7. Channel On-State Resistance Measurement Circuit


rigure 7. Channel On-State Resistance Measurement Circuit






Measured on Boonton capacitance bridge, model 75a (1 MHz); test-fixture capacitance nulled out.

Figure 10. Typical On Characteristics for One of Four Channels



All unused terminals are connected to VSS.


Figure 12. Propagation Delay Time Signal Input (V_{iS}) to Signal Output (V_{oS})



92CS-30922

All unused terminals are connected to VSS.


Figure 11. Off-Switch Input or Output Leakage



92CS-30924

All unused terminals are connected to VSS.

Figure 13. Crosstalk-Control Input to Signal Output




NOTES: A. All unused terminals are connected to VSS.

92CS-30925

B. Delay is measured at V_{OS} level of +10% from ground (turn-on) or on-state output level (turn-off).


Figure 14. Propagation Delay, tpLH, tpHL Control-Signal Output



All unused terminals are connected to $V_{\mbox{\scriptsize SS}}.$

92CS-30925

Figure 15. Maximum Allowable Control-Input Repetition Rate



Measure inputs sequentially to both VDD and VSS. Connect all unused inputs to either VDD or VSS. Measure control inputs only.

Figure 16. Input Leakage-Current Test Circuit





Figure 17. Four-Channel PAM Multiplex System Diagram





92CS-30927

Figure 18. Bidirectional Signal Transmission Via Digital Control Logic

SCHS051D - NOVEMBER 1998 - REVISED SEPTEMBER 2003

APPLICATION INFORMATION

In applications that employ separate power sources to drive V_{DD} and the signal inputs, the V_{DD} current capability should exceed V_{DD}/R_L (R_L = effective external load of the four CD4066B bilateral switches). This provision avoids any permanent current flow or clamp action on the V_{DD} supply when power is applied or removed from the CD4066B.

In certain applications, the external load-resistor current can include both V_{DD} and signal-line components. To avoid drawing V_{DD} current when switch current flows into terminals 1, 4, 8, or 11, the voltage drop across the bidirectional switch must not exceed 0.8 V (calculated from r_{on} values shown).

No V_{DD} current will flow through R_L if the switch current flows into terminals 2, 3, 9, or 10.







10-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD4066BE	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4066BE	Samples
CD4066BEE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4066BE	Samples
CD4066BF	ACTIVE	CDIP	J	14	1	TBD	A42	A42 N / A for Pkg Type -		CD4066BF	Samples
CD4066BF3A	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	CD4066BF3A	Samples
CD4066BF3AS2283	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI			
CD4066BF3AS2534	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI			
CD4066BM	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4066BM	Samples
CD4066BM96	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-55 to 125	CD4066BM	Samples
CD4066BM96E4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4066BM	Samples
CD4066BM96G4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4066BM	Samples
CD4066BME4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4066BM	Samples
CD4066BMG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4066BM	Samples
CD4066BMT	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4066BM	Samples
CD4066BNSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4066B	Samples
CD4066BPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM066B	Samples
CD4066BPWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)			-55 to 125	CM066B	Samples
CD4066BPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	CU NIPDAU Level-1-260C-UNLIM		CM066B	Samples
CD4066BPWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM066B	Samples



PACKAGE OPTION ADDENDUM

10-Jun-2014

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
JM38510/05852BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 05852BCA	Samples
M38510/05852BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 05852BCA	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Jun-2014

OTHER QUALIFIED VERSIONS OF CD4066B, CD4066B-MIL:

• Catalog: CD4066B

• Automotive: CD4066B-Q1, CD4066B-Q1

• Military: CD4066B-MIL

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 7-Apr-2014

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4066BM96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD4066BM96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD4066BM96	SOIC	D	14	2500	330.0	16.8	6.5	9.5	2.3	8.0	16.0	Q1
CD4066BM96G4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD4066BM96G4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD4066BMT	SOIC	D	14	250	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD4066BNSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD4066BPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 7-Apr-2014



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4066BM96	SOIC	D	14	2500	333.2	345.9	28.6
CD4066BM96	SOIC	D	14	2500	367.0	367.0	38.0
CD4066BM96	SOIC	D	14	2500	364.0	364.0	27.0
CD4066BM96G4	SOIC	D	14	2500	367.0	367.0	38.0
CD4066BM96G4	SOIC	D	14	2500	333.2	345.9	28.6
CD4066BMT	SOIC	D	14	250	367.0	367.0	38.0
CD4066BNSR	SO	NS	14	2000	367.0	367.0	38.0
CD4066BPWR	TSSOP	PW	14	2000	367.0	367.0	35.0

14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.




MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive amplifier.ti.com Communications and Telecom www.ti.com/communications **Amplifiers Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com/omap

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>