

EN: This Datasheet is presented by the manufacturer.

Please visit our website for pricing and availability at www.hestore.hu.



FDC6561AN

Dual N-Channel Logic Level PowerTrench™ MOSFET

General Description


These N-Channel Logic Level MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize the on-state resistance and yet maintain low gate charge for superior switching performance.


These devices are well suited for all applications where small size is desireable but especially low cost DC/DC conversion in battery powered systems.

Features

- 2.5 A, 30 V. $R_{DS(ON)} = 0.095 \Omega$ @ $V_{GS} = 10 V$ $R_{DS(ON)} = 0.145 \Omega$ @ $V_{GS} = 4.5 V$
- Very fast switching.
- Low gate charge (2.1nC typical).
- SuperSOT[™]-6 package: small footprint (72% smaller than standard SO-8); low profile (1mm thick).







Absolute Maximum Ratings

T_A = 25 °C unless otherwise note

Symbol	Parameter		Ratings	Units
V _{DSS}	Drain-Source Voltage		30	V
V_{GSS}	Gate-Source Voltage - Continuous		±20	V
D	Drain Current - Continuous		2.5	А
	- Pulsed		10	
P_D	Maximum Power Dissipation	(Note 1a)	0.96	W
		(Note 1b)	0.9	
		(Note 1c)	0.7	
J,T _{STG}	Operating and Storage Temperature Range		-55 to 150	°C
HERMA	AL CHARACTERISTICS	<u>.</u>		
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)		130	°C/W
R _{⊕JC}	Thermal Resistance, Junction-to-Case (Note 1)		60	°C/W

Symbol	Parameter	Conditions	Min	Тур	Max	Units
OFF CHAR	ACTERISTICS	•	•	•	•	•
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	30			V
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient	I _D = 250 μA, Referenced to 25 °C		23.6		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 24 V, V _{GS} = 0 V			1	μΑ
		$T_{J} = 55 ^{\circ}\text{C}$			10	μΑ
I _{GSSF}	Gate - Body Leakage, Forward	$V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$			100	nA
I _{GSSR}	Gate - Body Leakage, Reverse	$V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA
ON CHARA	CTERISTICS (Note 2)	•	•	•		
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, \ I_{D} = 250 \ \mu A$	1	1.8	3	V
$\Delta V_{GS(th)}/\Delta T_{J}$	Gate Threshold VoltageTemp.Coefficient	$I_D = 250 \mu\text{A}$, Referenced to 25°C		-4		mV/°C
R _{DS(ON)}	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}, I_{D} = 2.5 \text{ A}$		0.082	0.095	Ω
20(0.1)		T _{.1} = 125 °C		0.122	0.152	
		$V_{GS} = 4.5 \text{ V}, I_D = 2.0 \text{ A}$		0.113	0.145	
I _{D(on)}	On-State Drain Current	$V_{GS} = 10 \text{ V}, V_{DS} = 5 \text{ V}$	10			Α
9 _{FS}	Forward Transconductance	$V_{DS} = 5 \text{ V}, I_{D} = 2.5 \text{ A}$		5		S
DYNAMIC C	HARACTERISTICS	•				•
C _{iss}	Input Capacitance	$V_{DS} = 15 \text{ V}, \ V_{GS} = 0 \text{ V},$		220		pF
C _{oss}	Output Capacitance	f = 1.0 MHz		50		pF
C _{rss}	Reverse Transfer Capacitance			25		pF
SWITCHING	CHARACTERISTICS (Note 2)					
t _{D(on)}	Turn - On Delay Time	$V_{DD} = 5 \text{ V}, \ I_D = 1 \text{ A},$		6	12	ns
ţ,	Turn - On Rise Time	$V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$		10	18	ns
t _{D(off)}	Turn - Off Delay Time			12	22	ns
t _f	Turn - Off Fall Time			2	6	ns
Q_g	Total Gate Charge	$V_{DS} = 15 \text{ V}, I_{D} = 2.5 \text{ A}$		2.3	3.2	nC
$\overline{Q_{gs}}$	Gate-Source Charge	V _{GS} = 5 V		0.7	1	nC
Q_{gd}	Gate-Drain Charge			0.9	1.3	nC
DRAIN-SOU	RCE DIODE CHARACTERISTICS					
l _s	Continuous Source Diode Current				0.75	Α
V _{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = 0.75 A (Note 2)		0.78	1.2	V

Notes

- 1. $R_{g,i,k}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{g,i,c}$ is guaranteed by design while $R_{g,c,k}$ is determined by the user's board design.
- 2. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2.0%.



a. 130°C/W on a 0.125 in² pad of 2oz copper.



b. 140°C/W on a 0.005 in² pad of 2oz copper.



: 180°C/W on a minimum pad.

Typical Electrical Characteristics




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5.Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 6. Body Diode Forward Voltage

Variation with Source Current and Temperature.

Typical Electrical Characteristics (continued)




Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c.

Transient thermal response will change depending on the circuit board design.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

CROSSVOLTTM POPTM

E²CMOS[™] PowerTrench[™]

FACTTM QSTM

 $\begin{array}{lll} \mathsf{FACT} \ \mathsf{Quiet} \ \mathsf{Series^{\mathsf{TM}}} & \mathsf{Quiet} \ \mathsf{Series^{\mathsf{TM}}} \\ \mathsf{FAST}^{\circledcirc} & \mathsf{Super} \mathsf{SOT^{\mathsf{TM}}}\text{--}3 \\ \mathsf{FASTr^{\mathsf{TM}}} & \mathsf{Super} \mathsf{SOT^{\mathsf{TM}}}\text{--}6 \\ \mathsf{GTO^{\mathsf{TM}}} & \mathsf{Super} \mathsf{SOT^{\mathsf{TM}}}\text{--}8 \\ \mathsf{Hi} \mathsf{SeC^{\mathsf{TM}}} & \mathsf{TinyLogic^{\mathsf{TM}}} \\ \end{array}$

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.