

EN: This Datasheet is presented by the manufacturer.

Please visit our website for pricing and availability at <u>www.hestore.hu</u>.

FAIRCHILD

SEMICONDUCTOR

MM74HC259 8-Bit Addressable Latch/3-to-8 Line Decoder

General Description

The MM74HC259 device utilizes advanced silicon-gate CMOS technology to implement an 8-bit addressable latch, designed for general purpose storage applications in digital systems.

The MM74HC259 has a single data input (D), 8 latch outputs (Q1–Q8), 3 address inputs (A, B, and C), a common enable input (\overline{G}), and a common CLEAR input. To operate this device as an addressable latch, data is held on the D input, and the address of the latch into which the data is to be entered is held on the A, B, and C inputs. When ENABLE is taken LOW the data flows through to the addressed output. The data is stored when ENABLE transitions from LOW-to-HIGH. All unaddressed latches will remain unaffected. With enable in the HIGH state the device is deselected, and all latches remain their previous state, unaffected by changes on the data or address

inputs. To eliminate the possibility of entering erroneous data into the latches, the enable should be held HIGH (inactive) while the address lines are changing.

If enable is held HIGH and CLEAR is taken LOW all eight latches are cleared to a LOW state. If enable is LOW all latches except the addressed latch will be cleared. The addressed latch will instead follow the D input, effectively implementing a 3-to-8 line decoder.

All inputs are protected from damage due to static discharge by diodes to $\rm V_{CC}$ and ground.

Features

- Typical propagation delay: 18 ns
- Wide supply range: 2–6V
- Low input current: 1 μA maximum
- Low quiescent current: 80 µA maximum (74HC Series)

Ordering Code:

Order Number	Package Number	Package Description
MM74HC259M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow
MM74HC259SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC259MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC259N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Latch Selection Table

Se	elect Inpu	Latch	
С	В	Α	Addressed
L	L	L	0
L	L	Н	1
L	Н	L	2
L	н	н	3
н	L	L	4
н	L	Н	5
н	Н	L	6
н	Н	Н	7

H = HIGH level, L = LOW levelD = the level at the data input

 Q_{i0} the level of Q_i (i = 0, 1...7, as appropriate) before the indicated steady-state input conditions were established.

MM74HC259

Inpu	ts	Outputs of	Each	Function	
		Addressed	Other		
Clear	G	Latch	Output		
н	L	D	Q _{i0}	Addressable Latch	
н	н	Q _{i0}	Q _{i0}	Memory	
L	L	D	L	8-Line Decoder	
L	н	L	L	Clear	

Logic Diagram

Truth Table



Absolute Maximum Ratings(Note 1)

Recommended Operating Conditions

	-
(Note 2)	
Supply Voltage (V _{CC})	-0.5 to +7.0V
DC Input Voltage (VIN)	–1.5 to V _{CC} +1.5V
DC Output Voltage (V _{OUT})	–0.5 to V _{CC} +0.5V
Clamp Diode Current (I _{IK} , I _{OK})	±20 mA
DC Output Current, per pin (I _{OUT})	±25 mA
DC V_{CC} or GND Current, per pin (I _{CC})	±50 mA
Storage Temperature Range (T _{STG})	-65°C to +150°C
Power Dissipation (P _D)	
(Note 3)	600 mW
S.O. Package only	500 mW
Lead Temperature (T _L)	
(Soldering 10 seconds)	260°C

	Min	Max	Units
Supply Voltage (V _{CC})	2	6	V
DC Input or Output Voltage	0	V _{CC}	V
(V _{IN} , V _{OUT}) Operating Temperature Range (T _A) Input Rise or Fall Times	-40	+85	°C
$(t_r, t_f) V_{CC} = 2.0 V$		1000	ns
$V_{CC} = 4.5V$		500	ns
$V_{CC} = 6.0V$		400	ns
Note 1: Absolute Maximum Ratings are those age to the device may occur.	values be	eyond whi	ch dam-

Note 2: Unless otherwise specified all voltages are referenced to ground. Note 3: Power Dissipation temperature derating — plastic "N" package: –

12 mW/°C from 65°C to 85°C

MM74HC259

DC Electrical Characteristics (Note 4)

Symbol	Paramotor	Conditions	V	T _A = 25°C		$T_A = -40$ to $85^{\circ}C$	$T_A = -55 \ to \ 125^\circ C$	Unito
Symbol	Farameter		VCC	Тур		Guaranteed Limits		Onits
VIH	Minimum HIGH Level		2.0V		1.5	1.5	1.5	V
	Input Voltage		4.5V		3.15	3.15	3.15	V
			6.0V		4.2	4.2	4.2	V
VIL	Maximum LOW Level		2.0V		0.5	0.5	0.5	V
	Input Voltage		4.5V		1.35	1.35	1.35	V
			6.0V		1.8	1.8	1.8	V
V _{OH}	Minimum HIGH Level	$V_{IN} = V_{IH} \text{ or } V_{IL}$						
	Output Voltage	I _{OUT} ≤ 20 μA	2.0V	2.0	1.9	1.9	1.9	V
			4.5V	4.5	4.4	4.4	4.4	V
			6.0V	6.0	5.9	5.9	5.9	V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$						
		$ I_{OUT} \le 4.0 \text{ mA}$	4.5V	4.2	3.98	3.84	3.7	V
		I _{OUT} ≤ 5.2 mA	6.0V	5.7	5.48	5.34	5.2	V
V _{OL}	Maximum LOW Level	$V_{IN} = V_{IH} \text{ or } V_{IL}$						
	Output Voltage	I _{OUT} ≤ 20 μA	2.0V	0	0.1	0.1	0.1	V
			4.5V	0	0.1	0.1	0.1	V
			6.0V	0	0.1	0.1	0.1	V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$						
		$ I_{OUT} \le 4.0 \text{ mA}$	4.5V	0.2	0.26	0.33	0.4	V
		I _{OUT} ≤ 5.2 mA	6.0V	0.2	0.26	0.33	0.4	V
I _{IN}	Maximum Input	$V_{IN} = V_{CC}$ or GND	6.0V		±0.1	±1.0	±1.0	μA
	Current				1			
I _{CC}	Maximum Quiescent	$V_{IN} = V_{CC}$ or GND	6.0V		8.0	80	160	μA
	Supply Current	$I_{OUT} = 0 \mu A$						

Note 4: For a power supply of 5V \pm 10% the worst case output voltages (V_{OH}, and V_{OL}) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V_H and V_{IL} occur at V_{CC}=5.5V and 4.5V respectively. (The V_H value at 5.5V is 3.85V.) The worst case leakage current (I_{IN}, I_{CC}, and I_{O2}) occur for CMOS at the higher voltage and so the 6.0V values should be used.

(V _{CC} - 5.0	v, $r_A = 25^{-1}$ C, $r_r = r_f = 6$ ns, $C_L =$	15 pr unies	S OUTET W	ise specifie	Ju.)			Guaranteed	
Symbol	Parameter			Con	ditions		Тур	Limit	Uni
tour tour	Maximum Propagation Delay	,					18	32	ns
PHL, PLH	Data to Output							02	
t _{PHI} , t _{PI H}	Maximum Propagation Delay	r					20	38	ns
	Select to Output								
t _{PHL} , t _{PLH}	Maximum Propagation Delay	ximum Propagation Delay					20	35	ns
	Enable to Output								
t _{PHL}	Maximum Propagation Delay	r					17	27	ns
	Clear to Output								
t _W	Minimum Enable Pulse Width	ı					10	16	ns
t _W	Minimum Clear Pulse Width						10	16	ns
t _r , t _f	Maximum Input Rise and Fal	l Time						500	ns
ts	Minimum Setup Time Select	or					15	20	ns
	Data to Enable								
t _H	t _H Minimum Hold Time Data or						-2	0	ns
Symbol	Parameter	Condi	ions	v _{cc}	T _A =	25°C	$T_A = -40$ to 85°	$C T_A = -55 \text{ to } 125^\circ$	c ı
tour tour	Maximum Propagation Delay			2.01/	60	180	225	250	
PHL, PLH	Data to Output			4.5V	19	37	46	52	
				6.0V	17	32	40	45	
t _{PHL} , t _{PLH}	Maximum Propagation Delay			2.0V	72	220	275	310	-
	Select to Output			4.5V	21	43	54	60	
				6.0V	18	37	46	52	
t _{PHL} , t _{PLH}	Maximum Propagation Delay			2.0V	65	200	250	280	
1	Enable to Output			4.5V	27	40	50	58	
				6.0V	23	35	44	50	
t _{PHL} I	Maximum Propagation Delay			2.0V	50	150	190	210	
(Clear to Output			4.5V	18	31	39	44	
				6.0V	16	26	32	37	
t _W	Vinimum Pulse Width			2.00		80	100	120	
ľ	Jiear of Enable			4.5V		10	20	24	
	Minimum Setup Time Address			0.0V		14	125	150	_
+ 11	winning octup nine Address			4.5V		20	25	28	
t _s	or Data to Enable							20	
t _s	or Data to Enable			6.0V		15	19	25	
t _s	or Data to Enable			6.0V 2.0V	-10	15 0	19 0	25 0	
t _s I	or Data to Enable Vinimum Hold Time Address or Data to Enable			6.0V 2.0V 4.5V	-10 -2	15 0 0	19 0 0	25 0 0	
t _s I	or Data to Enable Minimum Hold Time Address or Data to Enable			6.0V 2.0V 4.5V 6.0V	-10 -2 -2	15 0 0 0	19 0 0 0	25 0 0 0	
t _s 	or Data to Enable Minimum Hold Time Address or Data to Enable Maximum Output Rise			6.0V 2.0V 4.5V 6.0V 2.0V	-10 -2 -2 30	15 0 0 0 75	19 0 0 0 95	25 0 0 0 110	
t _s t _H t _{TLH} , t _{THL} а	or Data to Enable Minimum Hold Time Address or Data to Enable Maximum Output Rise and Fall Time			6.0V 2.0V 4.5V 6.0V 2.0V 4.5V	-10 -2 -2 30 8	15 0 0 75 15	19 0 0 95 19	25 0 0 0 110 22	
t _s (,	or Data to Enable Minimum Hold Time Address or Data to Enable Maximum Output Rise and Fall Time			6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V	-10 -2 -2 30 8 7	15 0 0 75 15 13	19 0 0 95 19 16	25 0 0 110 22 19	
t _s I t _H I t _{TLH} , t _{THL} I c C _{IN} I	or Data to Enable Minimum Hold Time Address or Data to Enable Maximum Output Rise and Fall Time nput Capacitance			6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V	-10 -2 -2 30 8 7 5	15 0 0 75 15 13 10	19 0 0 95 19 16 10	25 0 0 110 22 19 10	

Note 5: C_{PD} determines the no load dynamic power consumption, $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$, and the no load dynamic current consumption, $I_S = C_{PD} S V_{CC} s f + I_{CC}$.



MM74HC259





Fairchild does not assume any responsibility for use of any circuity described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.