

#### EN: This Datasheet is presented by the manufacturer.

Please visit our website for pricing and availability at <u>www.hestore.hu</u>.

## Features

- 80C51 Core Architecture
- 256 Bytes of On-chip RAM
- 1 KB of On-chip XRAM
- 32 KB of On-chip Flash Memory
  - Data Retention: 10 Years at 85°C Read/Write Cycle: 10K
- 2 KB of On-chip Flash for Bootloader
- 2 KB of On-chip EEPROM Read/Write Cvcle: 100K
- 14-sources 4-level Interrupts
- Three 16-bit Timers/Counters
- Full Duplex UART Compatible 80C51
- Maximum Crystal Frequency 40 MHz, in X2 Mode, 20 MHz (CPU Core, 20 MHz)
- Five Ports: 32 + 2 Digital I/O Lines
- Five-channel 16-bit PCA with:
  - PWM (8-bit)
  - High-speed Output
  - Timer and Edge Capture
- Double Data Pointer
- 21-bit Watchdog Timer (7 Programmable Bits)
- 10-bit Resolution Analog to Digital Converter (ADC) with 8 Multiplexed Inputs
- On-chip Emulation Logic (Enhanced Hook System)
- Power Saving Modes:
  - Idle Mode
  - Power-down Mode
- Power Supply: 3V to 5.5V
- Temperature Range: Industrial (-40° to +85°C)
- Packages: VQFP44, PLCC44

# Description

The A/T89C51AC2 is a high performance Flash version of the 80C51 single chip 8-bit microcontrollers. It contains a 32 KB Flash memory block for program and data.

The 32 KB Flash memory can be programmed either in parallel mode or in serial mode with the ISP capability or with software. The programming voltage is internally generated from the standard VCC pin.

The A/T89C51AC2 retains all features of the 80C51 with 256 bytes of internal RAM, a 7-source 4-level interrupt controller and three timer/counters. In addition, the A/T89C51AC2 has a 10-bit A/D converter, a 2 KB Boot Flash memory, 2 KB EEPROM for data, a Programmable Counter Array, an XRAM of 1024 bytes, a Hardware Watch-Dog Timer, and a more versatile serial channel that facilitates multiprocessor communication (EUART). The fully static design of the A/T89C51AC2 reduces system power consumption by bringing the clock frequency down to any value, even DC, without loss of data.

The A/T89C51AC2 has two software-selectable modes of reduced activity and an 8bit clock prescaler for further reduction in power consumption. In the idle mode the CPU is frozen while the peripherals and the interrupt system are still operating. In the Power-down mode the RAM is saved and all other functions are inoperative.

The added features of the A/T89C51AC2 make it more powerful for applications that need A/D conversion, pulse width modulation, high speed I/O and counting capabilities such as industrial control, consumer goods, alarms, motor control, among others. While remaining fully compatible with the 80C52, the T8C51AC2 offers a superset of this standard microcontroller. In X2 mode, a maximum external clock rate of 20 MHz reaches a 300 ns cycle time.





Enhanced 8-bit Microcontroller with 32 KB Flash Memory

# AT89C51AC2 T89C51AC2

Rev. 4127H-8051-02/08



## **Block Diagram**



Notes: 1. 8 analog Inputs/8 Digital I/O 2. 2-Bit I/O Port

## **Pin Configuration**







## Table 1. Pin Description

Pin Name	Туре	Description
VSS	GND	Circuit ground
VCC		Supply Voltage
VAREF		Reference Voltage for ADC
VAGND		Reference Ground for ADC
P0.0:7	I/O	Port 0: Is an 8-bit open drain bi-directional I/O port. Port 0 pins that have 1's written to them float, and in this state can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external Program and Data Memory. In this application it uses strong internal pull-ups when emitting 1's. Port 0 also outputs the code Bytes during program validation. External pull-ups are required during program verification.
P1.0:7	I/O	Port 1:         Is an 8-bit bi-directional I/O port with internal pull-ups. Port 1 pins can be used for digital input/output or as analog inputs for the Analog Digital Converter (ADC). Port 1 pins that have 1's written to them are pulled high by the internal pull-up transistors and can be used as inputs in this state. As inputs, Port 1 pins that are being pulled low externally will be the source of current (I <sub>IL</sub> , see section "Electrical Characteristic") because of the internal pull-ups. Port 1 pins are assigned to be used as analog inputs via the ADCCF register (in this case the internal pull-ups are disconnected).         As a secondary digital function, port 1 contains the Timer 2 external trigger and clock input; the PCA external clock input and the PCA module I/O.         P1.0/ANOT2         Analog input channel 0,         External clock input tor Timer/counter2.         P1.1/ANI/T2EX         Analog input channel 1,         Trigger input for Timer/counter2.         P1.3/AN3/CEX0         Analog input channel 3,         PCA external clock input.         P1.3/AN3/CEX0         Analog input channel 3,         PCA module 0 Entry of input/PWM output.         P1.3/AN3/CEX2         Analog input channel 4,         PCA module 0 Entry of input/PWM output.         P1.5/ANS/CEX2         Analog input channel 4,         PCA module 0 Entry of input/PWM output.         P1.5/ANS/CEX2         Analog input channel 6,
P2.0:7	I/O	<b>Port 2:</b> Is an 8-bit bi-directional I/O port with internal pull-ups. Port 2 pins that have 1's written to them are pulled high by the internal pull-ups and can be used as inputs in this state. As inputs, Port 2 pins that are being pulled low externally will be a source of current (I <sub>IL</sub> , see section "Electrical Characteristic") because of the internal pull-ups. Port 2 emits the high-order address byte during accesses to the external Program Memory and during accesses to external Data Memory that uses 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1's. During accesses to external Data Memory that use 8 bit addresses (MOVX @Ri), Port 2 transmits the contents of the P2 special function register. It also receives high-order addresses and control signals during program validation. It can drive CMOS inputs without external pull-ups.

# Table 1. Pin Description (Continued)

Pin Name	Туре	Description
P3.0:7	I/O	<b>Port 3:</b> Is an 8-bit bi-directional I/O port with internal pull-ups. Port 3 pins that have 1's written to them are pulled high by the internal pull-up transistors and can be used as inputs in this state. As inputs, Port 3 pins that are being pulled low externally will be a source of current (I <sub>IL</sub> , see section "Electrical Characteristic") because of the internal pull-ups. The outp <u>ut latch corresponding to a secondary function must be programmed to one for that function to operate (except for TxD and WR). The secondary functions are assigned to the pins of port 3 as follows:</u>
		P3.0/RxD: Receiver data input (asynchronous) or data input/output (synchronous) of the serial interface P3.1/TxD:
		P3.2/INTO:
		External interrupt 0 input/timer 0 gate control input
		External interrupt 1 input/timer 1 gate control input
		P3.4/T0: Timer 0 counter input
		P3.5/T1:
		Timer 1 counter input P3 6/WB:
		External Data Memory write strobe; latches the data byte from port 0 into the external data memory
		P3.7/RD: External Data Memory read strobe; Enables the external data memory. It can drive CMOS inputs without external pull-ups.
P4.0:1	I/O	Port 4: Is an 2-bit bi-directional I/O port with internal pull-ups. Port 4 pins that have 1's written to them are pulled high by the internal pull-ups and can be used as inputs in this state. As inputs, Port 4 pins that are being pulled low externally will be a source of current (IIL, on the datasheet) because of the internal pull-up transistor. P4.0 P4.1: It can drive CMOS inputs without external pull-ups.
		Reset:
RESET	I/O	A high level on this pin during two machine cycles while the oscillator is running resets the device. An internal pull-down resistor to VSS permits power-on reset using only an external capacitor to VCC.
ALE	о	ALE: An Address Latch Enable output for latching the low byte of the address during accesses to the external memory. The ALE is activated every 1/6 oscillator periods (1/3 in X2 mode) except during an external data memory access. When instructions are executed from an internal Flash (EA = 1), ALE generation can be disabled by the software.
PSEN	0	<b>PSEN:</b> The Program Store Enable output is a control signal that enables the external program memory of the bus during external fetch operations. It is activated twice each machine cycle during fetches from the external program memory. However, when executing from of the external program memory two activations of PSEN are skipped during each access to the external Data memory. The PSEN is not activated for internal fetches.
EA	I	<b>EA</b> : When External Access is held at the high level, instructions are fetched from the internal Flash when the program counter is less then 8000H. When held at the low level,A/T89C51AC2 fetches all instructions from the external program memory.
XTAL1	I	<b>XTAL1:</b> Input of the inverting oscillator amplifier and input of the internal clock generator circuits. To drive the device from an external clock source, XTAL1 should be driven, while XTAL2 is left unconnected. To operate above a frequency of 16 MHz, a duty cycle of 50% should be maintained.
XTAL2	0	XTAL2: Output from the inverting oscillator amplifier.





#### I/O Configurations Each Port SFR operates via type-D latches, as illustrated in Figure 1 for Ports 3 and 4. A CPU "write to latch" signal initiates transfer of internal bus data into the type-D latch. A CPU "read latch" signal transfers the latched Q output onto the internal bus. Similarly, a "read pin" signal transfers the logical level of the Port pin. Some Port data instructions activate the "read latch" signal while others activate the "read pin" signal. Latch instructions are referred to as Read-Modify-Write instructions. Each I/O line may be independently programmed as input or output.

# **Port 1, Port 3 and Port 4** Figure 1 shows the structure of Ports 1 and 3, which have internal pull-ups. An external source can pull the pin low. Each Port pin can be configured either for general-purpose I/O or for its alternate input output function.

To use a pin for general-purpose output, set or clear the corresponding bit in the Px register (x = 1,3 or 4). To use a pin for general-purpose input, set the bit in the Px register. This turns off the output FET drive.

To configure a pin for its alternate function, set the bit in the Px register. When the latch is set, the "alternate output function" signal controls the output level (see Figure 1). The operation of Ports 1, 3 and 4 is discussed further in the "quasi-Bidirectional Port Operation" section.





Note: The internal pull-up can be disabled on P1 when analog function is selected.

## Port 0 and Port 2

Ports 0 and 2 are used for general-purpose I/O or as the external address/data bus. Port 0, shown in Figure 3, differs from the other Ports in not having internal pull-ups. Figure 3 shows the structure of Port 2. An external source can pull a Port 2 pin low.

To use a pin for general-purpose output, set or clear the corresponding bit in the Px register (x = 0 or 2). To use a pin for general-purpose input, set the bit in the Px register to turn off the output driver FET.

# 6 A/T89C51AC2





- Notes: 1. Port 0 is precluded from use as general-purpose I/O Ports when used as address/data bus drivers.
  - 2. Port 0 internal strong pull-ups assist the logic-one output for memory bus cycles only. Except for these bus cycles, the pull-up FET is off, Port 0 outputs are open-drain.





- Notes: 1. Port 2 is precluded from use as general-purpose I/O Ports when as address/data bus drivers.
  - 2. Port 2 internal strong pull-ups FET (P1 in FiGURE) assist the logic-one output for memory bus cycle.

When Port 0 and Port 2 are used for an external memory cycle, an internal control signal switches the output-driver input from the latch output to the internal address/data line.

# Read-Modify-Write Instructions

Some instructions read the latch data rather than the pin data. The latch based instructions read the data, modify the data and then rewrite the latch. These are called "Read-Modify-Write" instructions. Below is a complete list of these special instructions (see Table ). When the destination operand is a Port or a Port bit, these instructions read the latch rather than the pin:





	Instruction	Description	Example
	ANL	logical AND	ANL P1, A
	ORL	logical OR	ORL P2, A
	XRL	logical EX-OR	XRL P3, A
	JBC	jump if bit = 1 and clear bit	JBC P1.1, LABEL
	CPL	complement bit	CPL P3.0
	INC	increment	INC P2
	DEC	decrement	DEC P2
	DJNZ	decrement and jump if not zero	DJNZ P3, LABEL
	MOV Px.y, C	move carry bit to bit y of Port x	MOV P1.5, C
	CLR Px.y	clear bit y of Port x	CLR P2.4
	SET Px.y	set bit y of Port x	SET P3.3
Quasi-Bidirectional Port Operation	to the latch rather (and therefore, log an external bipola voltage (a value lov to read the Port at than the pins return Port 1, Port 2, Po "quasi-bidirectional logic one and sour "true bidirectional" all Port latches. If I to input conditions Note: Port latch v buffers (and Write instruction	than the pin in order to avoid posicial levels at the pin. For example, is r transistor can not rise above the wer than VIL). With a logic one write the pin are misinterpreted as logins the correct logic-one value. rt 3 and Port 4 have fixed international "Ports. When configured as an information of the pin state of the pin state of the pin state of the pin state of the pin state) update early ction cycle.	a Port bit used to drive the base of e transistor's base-emitter junction ten to the bit, attempts by the CPU ic zero. A read of the latch rather al pull-ups and are referred to as put, the pin impedance appears as nal logic zero condition. Port 0 is a d as input. Resets write logic one to n to a Port latch, it can be returned n. Modify-Write instruction cycles. Output y in the instruction after Read-Modify-
	Logical zero-to-one up (p1) to aid this extra pull-up source periods. The intern ups consist of three logical zero and o oscillator periods i one at the Port pin and pFET pair form on whenever the a vention. Current st	e transitions in Port 1, Port 2, Port 3 logic transition (see Figure 4.). T ees 100 times normal internal circu- al pull-ups are field-effect transisto e p-channel FET (pFET) devices. A ff when the gate senses logical of mmediately after a zero-to-one tra- turns on pFET #3 (a weak pull-up n a latch to drive logical one. pFET ssociated nFET is switched off. Th rengths are 1/10 that of pFET #3.	3 and Port 4 use an additional pull- This increases switch speed. This uit current during 2 oscillator clock rs rather than linear resistors. Pull- A pFET is on when the gate senses one. pFET #1 is turned on for two ansition in the Port latch. A logical ) through the inverter. This inverter #2 is a very weak pull-up switched his is traditional CMOS switch con-

Table 2. Read-Modify-Write Instructions

# A/T89C51AC2



Note: Port 2 p1 assists the logic-one output for memory bus cycles.





# SFR Mapping

The Special Function Registers (SFRs) of the A/T89C51AC2 fall into the following categories:

## Table 3. C51 Core SFRs

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
ACC	E0h	Accumulator	_	-	-	-	-	_	-	_
В	F0h	B Register	_	-	-	-	-	_	-	_
PSW	D0h	Program Status Word	CY	AC	F0	RS1	RS0	OV	F1	Р
SP	81h	Stack Pointer	_	-	-	-	-	_	-	_
DPL	82h	Data Pointer Low byte LSB of DPTR	_	_	_	_	_	_	_	_
DPH	83h	Data Pointer High byte MSB of DPTR	_	_	_	_	_	_	_	_

## Table 4. I/O Port SFRs

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
P0	80h	Port 0	-	-	_	_	-	-	-	-
P1	90h	Port 1	-	-	_	_	-	-	-	-
P2	A0h	Port 2	-	-	-	-	-	-	-	-
P3	B0h	Port 3	-	-	_	_	-	-	-	-
P4	C0h	Port 4 (x2)	-	-	_	_	-	-	-	-

## Table 5. Timers SFRs

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
тно	8Ch	Timer/Counter 0 High byte	_	_	-	_	-	_	-	_
TLO	8Ah	Timer/Counter 0 Low byte	-	_	_	_	_	-	_	_
TH1	8Dh	Timer/Counter 1 High byte	-	_	_	_	_	-	_	_
TL1	8Bh	Timer/Counter 1 Low byte	I	_	_	_	_	I	_	_
TH2	CDh	Timer/Counter 2 High byte	-	_	_	_	_	-	_	_
TL2	CCh	Timer/Counter 2 Low byte	_	_	_	_	_	_	_	_
TCON	88h	Timer/Counter 0 and 1 control	TF1	TR1	TF0	TR0	IE1	IT1	IE0	ITO
TMOD	89h	Timer/Counter 0 and 1 Modes	GATE1	C/T1#	M11	M01	GATE0	C/T0#	M10	M00

## Table 5. Timers SFRs (Continued)

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
T2CON	C8h	Timer/Counter 2 control	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2#	CP/RL2#
T2MOD	C9h	Timer/Counter 2 Mode	_	_	_	_	-	_	T2OE	DCEN
RCAP2H	CBh	Timer/Counter 2 Reload/Capture High byte	_	_	_	_	-	_	_	_
RCAP2L	CAh	Timer/Counter 2 Reload/Capture Low byte	_	_	_	_	_	_	_	_
WDTRST	A6h	Watchdog Timer Reset	_	_	_	_	_	_	-	_
WDTPRG	A7h	Watchdog Timer Program	_	_	_	_	_	S2	S1	S0

## Table 6. Serial I/O Port SFRs

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
SCON	98h	Serial Control	FE/SM0	SM1	SM2	REN	TB8	RB8	TI	RI
SBUF	99h	Serial Data Buffer	-	_	_	-	-	_	-	-
SADEN	B9h	Slave Address Mask	-	_	_	-	-	_	-	-
SADDR	A9h	Slave Address	-	-	-	-	-	-	-	-

## Table 7. PCA SFRs

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
CCON	D8h	PCA Timer/Counter Control	CF	CR	-	CCF4	CCF3	CCF2	CCF1	CCF0
CMOD	D9h	PCA Timer/Counter Mode	CIDL	WDTE	-	-	-	CPS1	CPS0	ECF
CL	E9h	PCA Timer/Counter Low byte	-	-	-	-	-	-	_	-
СН	F9h	PCA Timer/Counter High byte	_	-	-	_	-	-	-	_
CCAPM0 CCAPM1 CCAPM2 CCAPM3 CCAPM4	DAh DBh DCh DDh DEh	PCA Timer/Counter Mode 0 PCA Timer/Counter Mode 1 PCA Timer/Counter Mode 2 PCA Timer/Counter Mode 3 PCA Timer/Counter Mode 4	-	ECOM0 ECOM1 ECOM2 ECOM3 ECOM4	CAPP0 CAPP1 CAPP2 CAPP3 CAPP4	CAPN0 CAPN1 CAPN2 CAPN3 CAPN4	MAT0 MAT1 MAT2 MAT3 MAT4	TOG0 TOG1 TOG2 TOG3 TOG4	PWM0 PWM1 PWM2 PWM3 PWM4	ECCF0 ECCF1 ECCF2 ECCF3 ECCF4
CCAP0H CCAP1H CCAP2H CCAP3H CCAP4H	FAh FBh FCh FDh FEh	PCA Compare Capture Module 0 H PCA Compare Capture Module 1 H PCA Compare Capture Module 2 H PCA Compare Capture Module 3 H PCA Compare Capture Module 4 H	CCAP0H7 CCAP1H7 CCAP2H7 CCAP3H7 CCAP4H7	CCAP0H6 CCAP1H6 CCAP2H6 CCAP3H6 CCAP4H6	CCAP0H5 CCAP1H5 CCAP2H5 CCAP3H5 CCAP4H5	CCAP0H4 CCAP1H4 CCAP2H4 CCAP3H4 CCAP4H4	CCAP0H3 CCAP1H3 CCAP2H3 CCAP3H3 CCAP4H3	CCAP0H2 CCAP1H2 CCAP2H2 CCAP3H2 CCAP4H2	CCAP0H1 CCAP1H1 CCAP2H1 CCAP3H1 CCAP4H1	CCAP0H0 CCAP1H0 CCAP2H0 CCAP3H0 CCAP4H0





#### Table 7. PCA SFRs (Continued)

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
CCAP0L	EAh	PCA Compare Capture Module 0 L	CCAP0L7	CCAP0L6	CCAP0L5	CCAP0L4	CCAP0L3	CCAP0L2	CCAP0L1	CCAP0L0
CCAP1L	EBh	PCA Compare Capture Module 1 L	CCAP1L7	CCAP1L6	CCAP1L5	CCAP1L4	CCAP1L3	CCAP1L2	CCAP1L1	CCAP1L0
CCAP2L	ECh	PCA Compare Capture Module 2 L	CCAP2L7	CCAP2L6	CCAP2L5	CCAP2L4	CCAP2L3	CCAP2L2	CCAP2L1	CCAP2L0
CCAP3L	EDh	PCA Compare Capture Module 3 L	CCAP3L7	CCAP3L6	CCAP3L5	CCAP3L4	CCAP3L3	CCAP3L2	CCAP3L1	CCAP3L0
CCAP4L	EEh	PCA Compare Capture Module 4 L	CCAP4L7	CCAP4L6	CCAP4L5	CCAP4L4	CCAP4L3	CCAP4L2	CCAP4L1	CCAP4L0

## Table 8. Interrupt SFRs

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
IEN0	A8h	Interrupt Enable Control 0	EA	EC	ET2	ES	ET1	EX1	ET0	EX0
IEN1	E8h	Interrupt Enable Control 1	-	_	-	_	-	_	EADC	_
IPL0	B8h	Interrupt Priority Control Low 0	-	PPC	PT2	PS	PT1	PX1	PT0	PX0
IPH0	B7h	Interrupt Priority Control High 0	-	PPCH	PT2H	PSH	PT1H	PX1H	PT0H	PX0H
IPL1	F8h	Interrupt Priority Control Low 1	-	-	-	-	-	-	PADCL	_
IPH1	F7h	Interrupt Priority Control High1	_	_	_	_	_	_	PADCH	_

## Table 9. ADC SFRs

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
ADCON	F3h	ADC Control	-	PSIDLE	ADEN	ADEOC	ADSST	SCH2	SCH1	SCH0
ADCF	F6h	ADC Configuration	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0
ADCLK	F2h	ADC Clock	-	_	_	PRS4	PRS3	PRS2	PRS1	PRS0
ADDH	F5h	ADC Data High byte	ADAT9	ADAT8	ADAT7	ADAT6	ADAT5	ADAT4	ADAT3	ADAT2
ADDL	F4h	ADC Data Low byte	-	_	_	_	_	_	ADAT1	ADAT0

## Table 10. Other SFRs

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
PCON	87h	Power Control	SMOD1	SMOD0	-	POF	GF1	GF0	PD	IDL
AUXR	8Eh	Auxiliary Register 0	-	-	M0	-	XRS1	XRS2	EXTRAM	A0
AUXR1	A2h	Auxiliary Register 1	-	_	ENBOOT	-	GF3	0	-	DPS
CKCON	8Fh	Clock Control	-	WDX2	PCAX2	SIX2	T2X2	T1X2	T0X2	X2
FCON	D1h	Flash Control	FPL3	FPL2	FPL1	FPL0	FPS	FMOD1	FMOD0	FBUSY
EECON	D2h	EEPROM Contol	EEPL3	EEPL2	EEPL1	EEPL0	_	_	EEE	EEBUSY

# A/T89C51AC2

## Table 11. SFR Mapping

	0/8 <sup>(1)</sup>	1/9	2/A	3/B	4/C	5/D	6/E	7/F	
F8h	IPL1 xxxx xx0x	CH 0000 0000	CCAP0H 0000 0000	CCAP1H 0000 0000	CCAP2H 0000 0000	CCAP3H 0000 0000	CCAP4H 0000 0000		FFh
F0h	B 0000 0000		ADCLK xxx0 0000	ADCON x000 0000	ADDL 0000 0000	ADDH 0000 0000	ADCF 0000 0000	IPH1 xxxx xx0x	F7h
E8h	IEN1 xxxx xx0x	CL 0000 0000	CCAP0L 0000 0000	CCAP1L 0000 0000	CCAP2L 0000 0000	CCAP3L 0000 0000	CCAP4L 0000 0000		EFh
E0h	ACC 0000 0000								E7h
D8h	CCON 00x0 0000	CMOD 00xx x000	CCAPM0 x000 0000	CCAPM1 x000 0000	CCAPM2 x000 0000	CCAPM3 x000 0000	CCAPM4 x000 0000		DFh
D0h	PSW 0000 0000	FCON 0000 0000	EECON xxxx xx00						D7h
C8h	T2CON 0000 0000	T2MOD xxxx xx00	RCAP2L 0000 0000	RCAP2H 0000 0000	TL2 0000 0000	TH2 0000 0000			CFh
C0h	P4 xxxx xx11								C7h
B8h	IPL0 x000 0000	SADEN 0000 0000							BFh
B0h	P3 1111 1111							IPH0 x000 0000	B7h
A8h	IEN0 0000 0000	SADDR 0000 0000							AFh
A0h	P2 1111 1111		AUXR1 xxxx 00x0				WDTRST 1111 1111	WDTPRG xxxx x000	A7h
98h	SCON 0000 0000	SBUF 0000 0000							9Fh
90h	P1 1111 1111								97h
88h	TCON 0000 0000	TMOD 0000 0000	TL0 0000 0000	TL1 0000 0000	TH0 0000 0000	TH1 0000 0000	AUXR x00x 1100	CKCON 0000 0000	8Fh
80h	P0 1111 1111	SP 0000 0111	DPL 0000 0000	DPH 0000 0000				PCON 00x1 0000	87h
	0/8 <sup>(1)</sup>	1/9	2/A	3/B	4/C	5/D	6/E	7/F	-
Reser	ved								

Reserved

Note: 1. These registers are bit-addressable.

Sixteen addresses in the SFR space are both byte-addressable and bit-addressable. The bit-addressable SFR's are those whose address ends in 0 and 8. The bit addresses, in this area, are 0x80 through to 0xFF.



Clock	<ul> <li>The A/T89C51AC2 core needs only 6 clock periods per machine cycle. This feature, called "X2", provides the following advantages:</li> <li>Divides frequency crystals by 2 (cheaper crystals) while keeping the same CPU power.</li> <li>Saves power consumption while keeping the same CPU power (oscillator power saving).</li> <li>Saves power consumption by dividing dynamic operating frequency by 2 in operating and idle modes.</li> <li>Increases CPU power by 2 while keeping the same crystal frequency.</li> </ul>			
	XTAL1 signal and the main clock input of the core (phase generator). This divider may be disabled by the software. An extra feature is available to start after Reset in the X2 mode. This feature can be enabled by a bit X2B in the Hardware Security Byte. This bit is described in the section "In-System-Programming".			
Description	<ul> <li>The X2 bit in the CKCON register (see Table 12) allows switching from 12 clock cycles per instruction to 6 clock cycles and vice versa. At reset, the standard speed is activated (STD mode).</li> <li>Setting this bit activates the X2 feature (X2 mode) for the CPU Clock only (see Figure 5.).</li> <li>The Timers 0, 1 and 2, Uart, PCA, or Watchdog switch in X2 mode only if the corresponding bit is cleared in the CKCON register.</li> <li>The clock for the whole circuit and peripheral is first divided by two before being used by the CPU core and peripherals. This allows any cyclic ratio to be accepted on the XTAL1 input. In X2 mode, as this divider is bypassed, the signals on XTAL1 must have a cyclic ratio between 40 to 60%. Figure 5. shows the clock generation block diagram. The X2 bit is validated on the XTAL1÷2 rising edge to avoid glitches when switching from the X2 to the STD mode. Figure 6 shows the mode switching waveforms.</li> </ul>			









#### Figure 6. Mode Switching Waveforms



Note: In order to prevent any incorrect operation while operating in the X2 mode, users must be aware that all peripherals using the clock frequency as a time reference (UART, timers...) will have their time reference divided by two. For example a free running timer generating an interrupt every 20 ms will then generate an interrupt every 10 ms. A UART with a 4800 baud rate will have a 9600 baud rate.

## Register

## Table 12. CKCON Register

CKCON (S:8Fh) Clock Control Register

7	6	5	4	3	2	1	0	
-	WDX2	PCAX2	SIX2	T2X2	T1X2	T0X2	X2	
Bit Number	Bit Mnemonic	Description	Description					
-	-	Reserved Do not set th	Reserved Do not set this bit.					
6	WDX2	Watchdog c Clear to sele Set to select	<b>/atchdog clock</b> <sup>(1)</sup> clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle.					
5	PCAX2	Programma Clear to sele Set to select	Programmable Counter Array clock <sup>(1)</sup> Clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle.					
4	SIX2	Enhanced U Clear to sele Set to select	Enhanced UART clock (MODE 0 and 2) <sup>(1)</sup> Clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle.					
3	T2X2	Timer 2 cloc Clear to sele Set to select	<b>Timer 2 clock</b> <sup>(1)</sup> Clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle.					
2	T1X2	Timer 1 cloc Clear to sele Set to select	<b>Timer 1 clock</b> <sup>(1)</sup> Clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle.					
1	T0X2	<b>Timer 0 clock</b> <sup>(1)</sup> Clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle.						
0	X2	CPU clock Clear to sele the periphera Set to select individual pe	<b>CPU clock</b> Clear to select 12 clock periods per machine cycle (STD mode) for CPU and all the peripherals. Set to select 6 clock periods per machine cycle (X2 mode) and to enable the individual peripherals "X2"bits.					

Note: 1. This control bit is validated when the CPU clock bit X2 is set; when X2 is low, this bit has no effect.

Reset Value = x000 0000b



ZI	
	R

Power Management	Two power reduction modes are implemented in the A/T89C51AC2: the Idle mode and the Power-down mode. These modes are detailed in the following sections. In addition to these power reduction modes, the clocks of the core and peripherals can be dynamically divided by 2 using the X2 Mode detailed in Section "Clock".
Reset Pin	In order to start-up (cold reset) or to restart (warm reset) properly the microcontroller, a high level has to be applied on the RST pin. A bad level leads to a wrong initialisation of the internal registers like SFRs, PC, etc. and to unpredictable behavior of the microcontroller. A warm reset can be applied either directly on the RST pin or indirectly by an internal reset source such as a watchdog, PCA, timer, etc.
At Power-up (Cold Reset)	<ul><li>Two conditions are required before enabling a CPU start-up:</li><li>VDD must reach the specified VDD range,</li></ul>

• The level on xtal1 input must be outside the specification (VIH, VIL).

If one of these two conditions are not met, the microcontroller does not start correctly and can execute an instruction fetch from anywhere in the program space. An active level applied on the RST pin must be maintained until both of the above conditions are met. A reset is active when the level VIH1 is reached and when the pulse width covers the period of time where VDD and the oscillator are not stabilized. Two parameters have to be taken into account to determine the reset pulse width:

- VDD rise time (vddrst),
- Oscillator startup time (oscrst).

To determine the capacitor the highest value of these two parameters has to be chosen. The reset circuitry is shown in Figure 7.

## Figure 7. Reset Circuitry



Table 13 and Table 15 give some typical examples for three values of VDD rise times, two values of oscillator start-up time and two pull-down resistor values.

Table 13. Minimum Reset Capacitor for a 15k Pull-down Resistor

oscrst/vddrst	1ms	10ms	100ms
5 ms	2.7 μF	4.7 μF	47 μF
20 ms	10 µF	15 μF	47 μF

Note: These values assume VDD starts from 0v to the nominal value. If the time between two on/off sequences is too fast, the power-supply de coupling capacitors may not be fully discharged, leading to a bad reset sequence.

0

#### Warm Reset

To achieve a valid reset, the reset signal must be maintained for at least 2 machine cycles (24 oscillator clock periods) while the oscillator is running. The number of clock periods is mode independent (X2 or X1).

Watchdog ResetAs detailed in Section "PCA Watchdog Timer", page 80, the WDT generates a 96-clock<br/>period pulse on the RST pin. In order to properly propagate this pulse to the rest of the<br/>application in case of external capacitor or power-supply supervisor circuit, a 1KΩ resis-<br/>tor must be added as shown Figure 8.





Reset Recommendation	An example of bad initialization situation may occur in an instance where the bit
to Prevent Flash	ENBOOT in AUXR1 register is initialized from the hardware bit BLJB upon reset. Since
Corruption	this bit allows mapping of the bootloader in the code area, a reset failure can be critical.

If one wants the ENBOOT cleared in order to unmap the boot from the code area (yet due to a bad reset) the bit ENBOOT in SFRs may be set. If the value of Program Counter is accidently in the range of the boot memory addresses then a flash access (write or erase) may corrupt the Flash on-chip memory.

It is recommended to use an external reset circuitry featuring power supply monitoring to prevent system malfunction during periods of insufficient power supply voltage (power supply failure, power supply switched off).

- Idle Mode Idle mode is a power reduction mode that reduces the power consumption. In this mode, program execution halts. Idle mode freezes the clock to the CPU at known states while the peripherals continue to be clocked. The CPU status before entering Idle mode is preserved, i.e., the program counter and program status word register retain their data for the duration of Idle mode. The contents of the SFRs and RAM are also retained. The status of the Port pins during Idle mode is detailed in Table 14.
- Entering Idle ModeTo enter Idle mode, you must set the IDL bit in PCON register (see Table 15). The<br/>T89C51CC02 enters Idle mode upon execution of the instruction that sets IDL bit. The<br/>instruction that sets IDL bit is the last instruction executed.
  - Note: If IDL bit and PD bit are set simultaneously, the T89C51CC02 enters Power-down mode. Then it does not go in Idle mode when exiting Power-down mode.

**Exiting Idle Mode** There are two ways to exit Idle mode:

- 1. Generate an enabled interrupt.
  - Hardware clears IDL bit in PCON register which restores the clock to the CPU. Execution resumes with the interrupt service routine. Upon completion of the interrupt service routine, program execution resumes with the instruction immediately following the instruction that activated Idle mode.



	The general-purpose flags (GF1 and GF0 in PCON register) may be used to indicate whether an interrupt occurred during normal operation or during Idle mode. When Idle mode is exited by an interrupt, the interrupt service routine may examine GF1 and GF0.
	<ul> <li>A logic high on the RST pin clears IDL bit in PCON register directly and asynchronously. This restores the clock to the CPU. Program execution momentarily resumes with the instruction immediately following the instruction that activated the Idle mode and may continue for a number of clock cycles before the internal reset algorithm takes control. Reset initializes the T89C51CC02 and vectors the CPU to address C:0000h.</li> </ul>
	<ol> <li>Notes: 1. During the time that execution resumes, the internal RAM cannot be accessed; however, it is possible for the Port pins to be accessed. To avoid unexpected outputs at the Port pins, the instruction immediately following the instruction that activated Idle mode should not write to a Port pin or to the external RAM.</li> <li>If Idle mode is invoked by ADC Idle, the ADC conversion completion will exit Idle.</li> </ol>
Power-down Mode	The Power-down mode places the T89C51CC02 in a very low power state. Power-down mode stops the oscillator and freezes all clocks at known states. The CPU status prior to entering Power-down mode is preserved, i.e., the program counter, program status word register retain their data for the duration of Power-down mode. In addition, the SFRs and RAM contents are preserved. The status of the Port pins during Power-down mode is detailed in Table 14.
Entering Power-down Mode	To enter Power-down mode, set PD bit in PCON register. The T89C51CC02 enters the Power-down mode upon execution of the instruction that sets PD bit. The instruction that sets PD bit is the last instruction executed.
Exiting Power-down Mode	If VDD was reduced during the Power-down mode, do not exit Power-down mode until VDD is restored to the normal operating level.
	There are two ways to exit the Power-down mode:
	1. Generate an enabled external interrupt.
	<ul> <li>The T89C51CC02 provides capability to exit from Power-down using INT0#, INT1#.</li> <li>Hardware clears PD bit in PCON register which starts the oscillator and restores the clocks to the CPU and peripherals. Using INTx# input, execution resumes when the input is released (see Figure 9) while using KINx input, execution resumes after counting 1024 clock ensuring the oscillator is restarted properly (see Figure 8). Execution resumes with the interrupt service routine. Upon completion of the interrupt service routine, program execution resumes with the instruction immediately following the instruction that activated Power-down mode.</li> </ul>
	Note: 1. The external interrupt used to exit Power-down mode must be configured as level sensitive (INT0# and INT1#) and must be assigned the highest priority. In addition, the duration of the interrupt must be long enough to allow the oscillator to stabilize. The execution will only resume when the interrupt is deasserted.
	<ol> <li>Exit from power-down by external interrupt does not affect the SFRs nor the internal RAM content.</li> </ol>

Figure 9. Power-down Exit Waveform Using INT1:0#



- 2. Generate a reset.
  - A logic high on the RST pin clears PD bit in PCON register directly and asynchronously. This starts the oscillator and restores the clock to the CPU and peripherals. Program execution momentarily resumes with the instruction immediately following the instruction that activated Power-down mode and may continue for a number of clock cycles before the internal reset algorithm takes control. Reset initializes the T89C51CC02 and vectors the CPU to address 0000h.
- Notes: 1. During the time that execution resumes, the internal RAM cannot be accessed; however, it is possible for the Port pins to be accessed. To avoid unexpected outputs at the Port pins, the instruction immediately following the instruction that activated the Power-down mode should not write to a Port pin or to the external RAM.
  - 2. Exit from power-down by reset redefines all the SFRs, but does not affect the internal RAM content.

Mode	Port 0	Port 1	Port 2	Port 3	Port 4	ALE	PSEN#
Reset	Floating	High	High	High	High	High	High
ldle (internal code)	Data	Data	Data	Data	Data	High	High
ldle (external code)	Floating	Data	Data	Data	Data	High	High
Power- Down(inter nal code)	Data	Data	Data	Data	Data	Low	Low
Power- Down (external code)	Floating	Data	Data	Data	Data	Low	Low

Table 14. Pin Conditions in Special Operating Modes





## Registers

## Table 15. PCON Register

PCON (S:87h) – Power configuration Register

7	6	5	4	3	2	1	0
SMOD1	SMOD0	-	POF	GF1	GF0	PD	IDL
Bit Number	Bit Mnemonic	Description					
7	SMOD1	Serial port M Set to select	Serial port Mode bit 1 Set to select double baud rate in mode 1, 2 or 3				
6	SMOD0	Serial port N Clear to sele Set to select	Serial port Mode bit 0 Clear to select SM0 bit in SCON register. Set to select FE bit in SCON register.				
5	-	<b>Reserved</b> The value re	Reserved The value read from this bit is indeterminate. Do not set this bit.				
4	POF	Power-Off F Clear to recc Set by hardw software.	Power-Off Flag Clear to recognize next reset type. Set by hardware when $V_{cc}$ rises from 0 to its nominal voltage. Can also be set by software.				
3	GF1	General-pur One use is to during Idle m	<b>General-purpose flag 1</b> One use is to indicate whether an interrupt occurred during normal operation or during Idle mode.				
2	GF0	General-pur One use is to during Idle m	<b>General-purpose flag 0</b> One use is to indicate whether an interrupt occurred during normal operation or during Idle mode.				
1	PD	Power-dowr Cleared by h Set to activa If IDL and PI	Power-down Mode bit Cleared by hardware when an interrupt or reset occurs. Set to activate the Power-down mode. If IDL and PD are both set, PD takes precedence.				
0	IDL	Idle Mode bi Cleared by h Set to activat If IDL and PI	it ardware wher te the Idle mo D are both set	n an interrupt ( de. ., PD takes pre	or reset occurs	S.	

Reset Value = 00X1 0000b

## **Data Memory**

The A/T89C51AC2 provides data memory access in two different spaces:

- 1. The internal space mapped in three separate segments:
- the lower 128 Bytes RAM segment.
- the upper 128 Bytes RAM segment.
- the expanded 1024 Bytes RAM segment (XRAM).
- 2. The external space.

A fourth internal segment is available but dedicated to Special Function Registers, SFRs, (addresses 80h to FFh) accessible by direct addressing mode.

Figure 11 shows the internal and external data memory spaces organization.













## **Internal Space**

#### Lower 128 Bytes RAM

The lower 128 Bytes of RAM (see Figure 11) are accessible from address 00h to 7Fh using direct or indirect addressing modes. The lowest 32 Bytes are grouped into 4 banks of 8 registers (R0 to R7). Two bits RS0 and RS1 in PSW register (see Figure 18) select which bank is in use according to Table 16. This allows more efficient use of code space, since register instructions are shorter than instructions that use direct addressing, and can be used for context switching in interrupt service routines.

#### Table 16. Register Bank Selection

RS1	RS0	Description
0	0	Register bank 0 from 00h to 07h
0	1	Register bank 0 from 08h to 0Fh
1	0	Register bank 0 from 10h to 17h
1	1	Register bank 0 from 18h to 1Fh

The next 16 Bytes above the register banks form a block of bit-addressable memory space. The C51 instruction set includes a wide selection of single-bit instructions, and the 128 bits in this area can be directly addressed by these instructions. The bit addresses in this area are 00h to 7Fh.

Figure 12. Lower 128 Bytes Internal RAM Organization



Upper 128 Bytes RAM The upper 128 Bytes of RAM are accessible from address 80h to FFh using only indirect addressing mode.

**Expanded RAM** The on-chip 1024 Bytes of expanded RAM (XRAM) are accessible from address 0000h to 03FFh using indirect addressing mode through MOVX instructions. In this address range, the bit EXTRAM in AUXR register is used to select the XRAM (default) or the XRAM. As shown in Figure 11 when EXTRAM = 0, the XRAM is selected and when EXTRAM = 1, the XRAM is selected.

The size of XRAM can be configured by XRS1-0 bit in AUXR register (default size is 1024 Bytes).

Note: Lower 128 Bytes RAM, Upper 128 Bytes RAM, and expanded RAM are made of volatile memory cells. This means that the RAM content is indeterminate after power-up and must then be initialized properly.

## **External Space**

#### **Memory Interface**

The external memory interface comprises the external bus (port 0 and port 2) as well as the bus control signals ( $\overline{RD}$ ,  $\overline{WR}$ , and ALE).

Figure 13 shows the structure of the external address bus. P0 carries address A7:0 while P2 carries address A15:8. Data D7:0 is multiplexed with A7:0 on P0. Table 17 describes the external memory interface signals.





Table 17.	External Data Memory	y Interface Signals
-----------	----------------------	---------------------

Signal Name	Туре	Description	Alternative Function
A15:8	0	Address Lines Upper address lines for the external bus.	P2.7:0
AD7:0	I/O	Address/Data Lines Multiplexed lower address lines and data for the external memory.	P0.7:0
ALE	0	Address Latch Enable ALE signals indicates that valid address information are available on lines AD7:0.	-
RD	0	<b>Read</b> Read signal output to external data memory.	P3.7
WR	0	Write Write signal output to external memory.	P3.6

## **External Bus Cycles**

This section describes the bus cycles the A/T89C51AC2 executes to read (see Figure 14), and write data (see Figure 15) in the external data memory.

External memory cycle takes 6 CPU clock periods. This is equivalent to 12 oscillator clock period in standard mode or 6 oscillator clock periods in X2 mode. For further information on X2 mode.

Slow peripherals can be accessed by stretching the read and write cycles. This is done using the M0 bit in AUXR register. Setting this bit changes the width of the RD and WR signals from 3 to 15 CPU clock periods.

For simplicity, the accompanying figures depict the bus cycle waveforms in idealized form and do not provide precise timing information. For bus cycle timing parameters refer to the Section "AC Characteristics".





Figure 14. External Data Read Waveforms



- Notes: 1. RD signal may be stretched using M0 bit in AUXR register.
  - 2. When executing MOVX @Ri instruction, P2 outputs SFR content.

## Figure 15. External Data Write Waveforms



Notes: 1. WR signal may be stretched using M0 bit in AUXR register.
2. When executing MOVX @Ri instruction, P2 outputs SFR content.

## **Dual Data Pointer**

#### Description

The A/T89C51AC2 implements a second data pointer for speeding up code execution and reducing code size in case of intensive usage of external memory accesses. DPTR 0 and DPTR 1 are seen by the CPU as DPTR and are accessed using the SFR addresses 83h and 84h that are the DPH and DPL addresses. The DPS bit in AUXR1 register (see Figure 20) is used to select whether DPTR is the data pointer 0 or the data pointer 1 (see Figure 16).

Figure 16. Dual Data Pointer Implementation



#### Application

Software can take advantage of the additional data pointers to both increase speed and reduce code size, for example, block operations (copy, compare...) are well served by using one data pointer as a "source" pointer and the other one as a "destination" pointer. Hereafter is an example of block move implementation using the two pointers and coded in assembler. The latest C compiler takes also advantage of this feature by providing enhanced algorithm libraries.

The INC instruction is a short (2 Bytes) and fast (6 machine cycle) way to manipulate the DPS bit in the AUXR1 register. However, note that the INC instruction does not directly force the DPS bit to a particular state, but simply toggles it. In simple routines, such as the block move example, only the fact that DPS is toggled in the proper sequence matters, not its actual value. In other words, the block move routine works the same whether DPS is '0' or '1' on entry.

```
; ASCII block move using dual data pointers
; Modifies DPTR0, DPTR1, A and PSW
; Ends when encountering NULL character
; Note: DPS exits opposite to the entry state unless an extra INC AUXR1 is
added
AUXR1EQU0A2h
move:movDPTR, #SOURCE ; address of SOURCE
 incAUXR1 ; switch data pointers
 movDPTR, #DEST ; address of DEST
mv_loop:incAUXR1; switch data pointers
 movxA, @DPTR; get a byte from SOURCE
 incDPTR; increment SOURCE address
 incAUXR1; switch data pointers
 movx@DPTR,A; write the byte to DEST
 incDPTR; increment DEST address
 jnzmv_loop; check for NULL terminator
end_move:
```





## Registers

### Table 18. PSW Register

PSW (S:D0h) Program Status Word Register

7	6	5	4	3	2	1	0		
СҮ	AC	F0	RS1	RS0	ov	F1	Р		
Bit Number	Bit Mnemonic	Description							
7	CY	Carry Flag Carry out fro	Carry Flag Carry out from bit 1 of ALU operands.						
6	AC	Auxiliary Ca Carry out fro	Auxiliary Carry Flag Carry out from bit 1 of addition operands.						
5	F0	User Defina	User Definable Flag 0.						
4-3	RS1:0	Register Ba Refer to Tabl	Register Bank Select Bits Refer to Table 16 for bits description.						
2	OV	Overflow Fla Overflow set	<b>Overflow Flag</b> Overflow set by arithmetic operations.						
1	F1	User Defina	User Definable Flag 1						
0	Р	Parity Bit Set when AC Cleared whe	Parity Bit Set when ACC contains an odd number of 1's. Cleared when ACC contains an even number of 1's.						

Reset Value = 0000 0000b

## Table 19. AUXR Register

AUXR (S:8Eh) Auxiliary Register

7	6	5	4	3	2	1	0
-	-	MO	-	XRS1	XRS0	EXTRAM	A0
Bit Number	Bit Mnemonic	Description					
7-6	-	<b>Reserved</b> The value rea	ad from these	e bits are indet	erminate. Do	not set this bit.	
5	MO	Stretch MOV           the RD/ and           MO           Pulse Id           0           1           30	/X control: the WR/ pulse ength in cloc	e length is incr :k period	reased accord	ling to the valu	e of M0.
4	-	<b>Reserved</b> The value rea	ad from this b	it is indetermi	nate. Do not s	et this bit.	
3-2	XRS1-0	XRAM size:           Accessible si           MRS         1:0           0         0           0         1           1         0           1         1	ize of the XR/ XRAM size 256 Bytes 512 Bytes 768 Bytes 1024 Bytes	AM 2 5 (default)			

<sup>28</sup> A/T89C51AC2

Bit Number	Bit Mnemonic	Description
1	EXTRAM	Internal/External RAM (00h - FFh) access using MOVX @ Ri/@ DPTR 0 - Internal XRAM access using MOVX @ Ri/@ DPTR. 1 - External data memory access.
0	A0	<b>Disable/Enable ALE)</b> 0 - ALE is emitted at a constant rate of 1/6 the oscillator frequency (or 1/3 if X2 mode is used) 1 - ALE is active only during a MOVX or MOVC instruction.

Reset Value = X00X 1100b Not bit addressable

#### Table 20. AUXR1 Register

AUXR1 (S:A2h) Auxiliary Control Register 1

7	6	5	4	3	2	1	0		
-	-	ENBOOT	-	GF3	0	-	DPS		
Bit Number	Bit Mnemonic	Description	Description						
7-6	-	<b>Reserved</b> The value rea	Reserved The value read from these bits is indeterminate. Do not set these bits.						
5	ENBOOT <sup>(1)</sup>	Enable Boot Set this bit fo Clear this bit	<b>Enable Boot Flash</b> Set this bit for map the boot Flash between F800h -FFFFh Clear this bit for disable boot Flash.						
4	-	<b>Reserved</b> The value rea	Reserved The value read from this bit is indeterminate. Do not set this bit.						
3	GF3	General-pur	General-purpose Flag 3						
2	0	Always Zero This bit is stuck to logic 0 to allow INC AUXR1 instruction without affecting GF3 flag.							
1	-	Reserved fo	Reserved for Data Pointer Extension.						
0	DPS	Data Pointer Select Bit Set to select second dual data pointer: DPTR1. Clear to select first dual data pointer: DPTR0.							

Reset Value = XXXX 00X0b

Note: 1. ENBOOT is initialized with the invert BLJB at reset. See In-System Programming section.



EEPROM Data Memory	The 2 KB on-chip EEPROM memory block is located at addresses 0000h to 07FFh of the XRAM/XRAM memory space and is selected by setting control bits in the EECON register. A read in the EEPROM memory is done with a MOVX instruction.
	A physical write in the EEPROM memory is done in two steps: write data in the column latches and transfer of all data latches into an EEPROM memory row (programming).
	The number of data written on the page may vary from 1 up to 128 Bytes (the page size). When programming, only the data written in the column latch is programmed and a ninth bit is used to obtain this feature. This provides the capability to program the whole memory by Bytes, by page or by a number of Bytes in a page. Indeed, each ninth bit is set when the writing the corresponding byte in a row and all these ninth bits are reset after the writing of the complete EEPROM row.
Write Data in the Column Latches	Data is written by byte to the column latches as for an external RAM memory. Out of the 11 address bits of the data pointer, the 4 MSBs are used for page selection (row) and 7 are used for byte selection. Between two EEPROM programming sessions, all the addresses in the column latches must stay on the same page, meaning that the 4 MSB must no be changed.
	The following procedure is used to write to the column latches:
	Save and disable interrupt.
	Set bit EEE of EECON register
	Load DPTR with the address to write
	Store A register with the data to be written
	Execute a MOVX @DPTR, A
	If needed loop the three last instructions until the end of a 128 Bytes page
	<ul> <li>Restore interrupt.</li> <li>Note: The last page address used when loading the column latch is the one used to select the page programming address.</li> </ul>
Programming	The EEPROM programming consists of the following actions:
Frogramming	<ul> <li>writing one or more Bytes of one page in the column latches. Normally, all Bytes must belong to the same page; if not, the last page address will be latched and the others discarded.</li> </ul>
	• launching programming by writing the control sequence (50h followed by A0h) to the EECON register.
	• EEBUSY flag in EECON is then set by hardware to indicate that programming is in progress and that the EEPROM segment is not available for reading.
	The end of programming is indicated by a hardware clear of the EEBUSY flag.
	Note: The sequence 5xh and Axh must be executed without instructions between then other- wise the programming is aborted.
Read Data	The following procedure is used to read the data stored in the EEPROM memory:
	Save and disable interrupt
	Set bit EEE of EEGON register
	LOAD DETENDED

A/T89C51AC2 30

# A/T89C51AC2

```
Examples
                       ;* NAME: api_rd_eeprom_byte
                       ;* DPTR contain address to read.
                       ;* Acc contain the reading value
                       ;* NOTE: before execute this function, be sure the EEPROM is not BUSY
                       api_rd_eeprom_byte:
                       ; Save and clear EA
                       MOV EECON, #02h; map EEPROM in XRAM space
                       MOVX A, @DPTR
                       MOV EECON, #00h; unmap EEPROM
                       ; Restore EA
                       ret
                       ;* NAME: api_ld_eeprom_cl
                       ;* DPTR contain address to load
                       ;* Acc contain value to load
                       ;* NOTE: in this example we load only 1 byte, but it is possible upto
                       ;* 128 Bytes.
                       ;* before execute this function, be sure the EEPROM is not BUSY
                       *****
                       api_ld_eeprom_cl:
                       ; Save and clear EA
                       MOV EECON, #02h ; map EEPROM in XRAM space
                       MOVX @DPTR, A
                       MOVEECON, #00h; unmap EEPROM
                       ; Restore EA
                       ret
                       ;* NAME: api_wr_eeprom
                       ;* NOTE: before execute this function, be sure the EEPROM is not BUSY
                       api_wr_eeprom:
                       ; Save and clear EA
                       MOV EECON, #050h
                       MOV EECON, #0A0h
                       ; Restore EA
                       ret
```





## Registers

## Table 21. EECON Register

EECON (S:0D2h) EEPROM Control Register

7	6	5	4	3	2	1	0	
EEPL3	EEPL2	EEPL1	EEPL0	-	-	EEE	EEBUSY	
Bit Number	Bit Mnemonic	Descriptio	n					
7-4	EEPL3-0	<b>Programm</b> Write 5Xh f	ing Launch of one of the one of t	command bits (h to EEPL to	<b>s</b> launch the pr	ogramming.		
3	-	<b>Reserved</b> The value r	ead from this	bit is indeterm	ninate. Do not	set this bit.		
2	-	<b>Reserved</b> The value r	Reserved The value read from this bit is indeterminate. Do not set this bit.					
1	EEE	Enable EE Set to map latches) Clear to ma	Enable EEPROM Space bit Set to map the EEPROM space during MOVX instructions (Write in the column latches) Clear to map the XRAM space during MOVX.					
0	EEBUSY	Programm Set by hard Cleared by Can not be	Programming Busy flag Set by hardware when programming is in progress. Cleared by hardware when programming is done. Can not be set or cleared by software.					

Reset Value = XXXX XX00b Not bit addressable

## Program/Code Memory

The A/T89C51AC2 implement 32 KB of on-chip program/code memory. Figure 17 shows the partitioning of internal and external program/code memory spaces depending on the product.

The Flash memory increases EPROM and ROM functionality by in-circuit electrical erasure and programming. Thanks to the internal charge pump, the high voltage needed for programming or erasing Flash cells is generated on-chip using the standard VDD voltage. Thus, the Flash Memory can be programmed using only one voltage and allows In-System-Programming commonly known as ISP. Hardware programming mode is also available using specific programming tool.





- Notes: 1. If the program executes exclusively from on-chip code memory (not from external memory), beware of executing code from the upper byte of on-chip memory (7FFFh) and thereby disrupt I/O Ports 0 and 2 due to external prefetch. Fetching code constant from this location does not affect Ports 0 and 2.
  - 2. Default factory programmed parts come with maximum hardware protection. Execution from external memory is not possible unless the Hardware Security Byte is reprogrammed. See Table 26.





## **External Code Memory Access**

#### **Memory Interface**

The external memory interface comprises the external bus (port 0 and port 2) as well as the bus control signals (PSEN#, and ALE).

Figure 18 shows the structure of the external address bus. P0 carries address A7:0 while P2 carries address A15:8. Data D7:0 is multiplexed with A7:0 on P0. Table 18 describes the external memory interface signals.

Figure 18. External Code Memory Interface Structure



#### Table 22. External Code Memory Interface Signals

Signal Name	Туре	Description	Alternate Function
A15:8	0	Address Lines Upper address lines for the external bus.	P2.7:0
AD7:0	I/O	Address/Data Lines Multiplexed lower address lines and data for the external memory.	P0.7:0
ALE	0	Address Latch Enable ALE signals indicates that valid address information are available on lines AD7:0.	-
PSEN#	0	<b>Program Store Enable Output</b> This signal is active low during external code fetch or external code read (MOVC instruction).	-

## **External Bus Cycles**

This section describes the bus cycles the A/T89C51AC2 executes to fetch code (see Figure 19) in the external program/code memory.

External memory cycle takes 6 CPU clock periods. This is equivalent to 12 oscillator clock period in standard mode or 6 oscillator clock periods in X2 mode. For further information on X2 mode see section "Clock ".

For simplicity, the accompanying figure depicts the bus cycle waveforms in idealized form and do not provide precise timing information.

For bus cycling parameters refer to the 'AC-DC parameters' section.

## Figure 19. External Code Fetch Waveforms



## Flash Memory Architecture

A/T89C51AC2 features two on-chip Flash memories:

• Flash memory FM0:

containing 32 KB of program memory (user space) organized into 128 byte pages,

- Flash memory FM1:
  - 2 KB for boot loader and Application Programming Interfaces (API).

The FM0 can be program by both parallel programming and Serial In-System-Programming (ISP) whereas FM1 supports only parallel programming by programmers. The ISP mode is detailed in the "In-System-Programming" section.

All Read/Write access operations on Flash Memory by user application are managed by a set of API described in the "In-System-Programming" section.

## Figure 20. Flash Memory Architecture






FM0 Memory Architecture	<ul> <li>The Flash memory is made up of 4 blocks (see Figure 20):</li> <li>The memory array (user space) 32 KB</li> <li>The Extra Row</li> <li>The Hardware security bits</li> <li>The column latch registers</li> </ul>
User Space	This space is composed of a 32 KB Flash memory organized in 256 pages of 128 Bytes. It contains the user's application code.
Extra Row (XRow)	This row is a part of FM0 and has a size of 128 Bytes. The extra row may contain infor- mation for boot loader usage.
Hardware Security Byte	The Hardware security Byte space is a part of FM0 and has a size of 1 byte. The 4 MSB can be read/written by software, the 4 LSB can only be read by software and written by hardware in parallel mode.
Column Latches	The column latches, also part of FM0, have a size of full page (128 Bytes). The column latches are the entrance buffers of the three previous memory locations (user array, XROW and Hardware security byte).
Cross Flash Memory Access Description	The FM0 memory can be program only from FM1. Programming FM0 from FM0 or from external memory is impossible.
	The FM1 memory can be program only by parallel programming.

The Table 23 show all software Flash access allowed.

		Action	FM0 (user Flash)	FM1 (boot Flash)
		Read	ok	-
E	FMO	Load column latch	ok	-
ig fro	(user Flash)	Write	-	-
cutin		Read	ok	ok
exe	FM1	Load column latch	ok	-
Code	(boot Flash)	Write	ok	-
		Read	-	-
	External	Load column latch	-	-
	EA = 0	Write	-	-

 Table 23.
 Cross Flash Memory Access

# Overview of FM0 The CPU interfaces to the Flash memory through the FCON register and AUXR1 Operations These register.

These registers are used to:

- Map the memory spaces in the adressable space
- Launch the programming of the memory spaces
- Get the status of the Flash memory (busy/not busy)

**Mapping of the Memory Space** By default, the user space is accessed by MOVC instruction for read only. The column latches space is made accessible by setting the FPS bit in FCON register. Writing is possible from 0000h to 7FFFh, address bits 6 to 0 are used to select an address within a page while bits 14 to 7 are used to select the programming address of the page. Setting FPS bit takes precedence on the EXTRAM bit in AUXR register.

The other memory spaces (user, extra row, hardware security) are made accessible in the code segment by programming bits FMOD0 and FMOD1 in FCON register in accordance with Table 24. A MOVC instruction is then used for reading these spaces.

Table 24. FM0 Blocks Select Bits

FMOD1	FMOD0	FM0 Adressable space
0	0	User (0000h-7FFFh)
0	1	Extra Row(FF80h-FFFFh)
1	0	Hardware Security Byte (0000h)
1	1	Reserved

#### Launching Programming

FPL3:0 bits in FCON register are used to secure the launch of programming. A specific sequence must be written in these bits to unlock the write protection and to launch the programming. This sequence is 5xh followed by Axh. Table 25 summarizes the memory spaces to program according to FMOD1:0 bits.





 Table 25.
 Programming Spaces

		Write to FCON				
		FPL3:0	FPS	FMOD1	FMOD0	Operation
		5	Х	0	0	No action
	User	A	х	0	0	Write the column latches in user space
		5	х	0	1	No action
	Extra Row	A	х	0	1	Write the column latches in extra row space
	Hardware	5	х	1	0	No action
	Byte	A	х	1	0	Write the fuse bits space
		5	Х	1	1	No action
	Reserved	А	Х	1	1	No action
<b>.</b>	2.	otherwise the Interrupts the spurious exit	e programmi at may occu of the progr	ng is aborted r during pro amming mod	d. gramming tin de.	me must be disabled to avoid any
Status of the Flash Memory	The bit FBI	JSY in FCC	N register i	s used to ir	dicate the s	status of programming.
	FBUSY is s	set when pro	ogramming	is in progre	SS.	
Selecting FM1	The bit EN	BOOT in Al	JXR1 regist	er is used t	o map FM1	from F800h to FFFFh.
Loading the Column Latches	<ul> <li>The bit ENBOOT in AUXR1 register is used to map FM1 from F800h to FFFFh.</li> <li>Any number of data from 1 Byte to 128 Bytes can be loaded in the column latches. The provides the capability to program the whole memory by byte, by page or by any numb of Bytes in a page.</li> <li>When programming is launched, an automatic erase of the locations loaded in the column latches is first performed, then programming is effectively done. Thus no page block erase is needed and only the loaded data are programmed in the corresponding page.</li> <li>The following procedure is used to load the column latches and is summarized Figure 21: <ul> <li>Save then disable interrupt and map the column latch space by setting FPS bit.</li> <li>Load the DPTR with the address to load.</li> <li>Execute the MOVX @DPTR, A instruction.</li> <li>If needed loop the three last instructions until the page is completely loaded.</li> </ul> </li> </ul>					





Note: The last page address used when loading the column latch is the one used to select the page programming address.

#### **Programming the Flash Spaces**

User

The following procedure is used to program the User space and is summarized in Figure 22:

- Load up to one page of data in the column latches from address 0000h to 7FFFh.
- Save then disable the interrupts.
- Launch the programming by writing the data sequence 50h followed by A0h in FCON register (only from FM1).
- The end of the programming indicated by the FBUSY flag cleared.
- Restore the interrupts.

Extra Row

The following procedure is used to program the Extra Row space and is summarized in Figure 22:

- Load data in the column latches from address FF80h to FFFFh.
- Save then disable the interrupts.
- Launch the programming by writing the data sequence 52h followed by A2h in FCON register. This step of the procedure must be executed from FM1. The end of the programming indicated by the FBUSY flag cleared. The end of the programming indicated by the FBUSY flag cleared.
- Restore the interrupts.





Figure 22. Flash and Extra Row Programming Procedure



Hardware Security Byte

The following procedure is used to program the Hardware Security Byte space and is summarized in Figure 23:

- Set FPS and map Hardware byte (FCON = 0x0C)
- Save and disable the interrupts.
- Load DPTR at address 0000h.
- Load Accumulator register with the data to load.
- Execute the MOVX @DPTR, A instruction.
- Launch the programming by writing the data sequence 54h followed by A4h in FCON register. This step of the procedure must be executed from FM1. The end of the programming indicated by the FBUSY flag cleared. The end of the programming indicated by the FBusy flag cleared.
- Restore the interrupts.





# **Reading the Flash Spaces**

User	The following procedure is used to read the User space:						
	<ul> <li>Read one byte in Accumulator by executing MOVC A,@A+DPTR where A+DPTR is the address of the code byte to read.</li> </ul>						
	Note: FCON is supposed to be reset when not needed.						
Extra Row	The following procedure is used to read the Extra Row space and is summarized in Figure 24:						
	<ul> <li>Map the Extra Row space by writing 02h in FCON register.</li> </ul>						
	<ul> <li>Read one byte in Accumulator by executing MOVC A,@A+DPTR with A = 0 and DPTR = FF80h to FFFFh.</li> </ul>						
	Clear FCON to unmap the Extra Row.						
Hardware Security Byte	The following procedure is used to read the Hardware Security space and is summarized in Figure 24:						
	<ul> <li>Map the Hardware Security space by writing 04h in FCON register.</li> </ul>						
	<ul> <li>Read the byte in Accumulator by executing MOVC A,@A+DPTR with A = 0 and DPTR = 0000h.</li> </ul>						
	Clear FCON to unmap the Hardware Security Byte.						





Figure 24. Reading Procedure



Note: 1. aa = 10 for the Hardware Security Byte.

# Flash Protection from Parallel Programming

The three lock bits in Hardware Security Byte (see "In-System-Programming" section) are programmed according to Table 26 provide different level of protection for the onchip code and data located in FM0 and FM1.

The only way to write these bits are the parallel mode. They are set by default to level 4

Prog	gram Lo	ock Bits		
Security Level	LB0	LB1	LB2	Protection Description
1	U	U	U	No program lock features enabled. MOVC instruction executed from external program memory returns non coded data.
2	Ρ	U	U	MOVC instructions executed from external program memory are barred to return code bytes from internal memory, EA is sampled and latched on reset, and further parallel programming of the Flash is disabled.
3	U	Р	U	Same as 2, also verify through parallel programming interface is disabled.
4	U	U	Р	Same as 3, also external execution is disabled if code roll over beyond 7FFFh

Table 26. Program Lock bit

Program Lock bits

U: unprogrammed

P: programmed

WARNING: Security level 2 and 3 should only be programmed after Flash and Core verification.

Preventing Flash Corruption See the "Power Management" section.

# Registers

# FCON RegisterFCON (S:D1h)

Flash Control Register

7	6	5	4	3	2	1	0
FPL3	FPL2	FPL1	FPL0	FPS	FMOD1	FMOD0	FBUSY
Bit Number	Bit Mnemonic	Description					
7-4	FPL3:0	Programmin Write 5Xh fol (see Table 25	<b>g Launch Co</b> lowed by AXh 5)	ommand Bits to launch the	programming	according to	FMOD1:0
3	FPS	Flash Map P Set to map th Clear to re-m	rogram Space ne column late ap the data m	<b>:e</b> ch space in the nemory space.	e data memor	y space.	
2-1	FMOD1:0	Flash Mode See Table 24	or Table 25.				
0	FBUSY	Flash Busy Set by hardw Clear by hard Can not be c	are when pro Iware when p hanged by so	gramming is ir rogramming is ftware.	n progress. s done.		





# **Operation Cross Memory Access**

Space addressable in read and write are:

- RAM
- ERAM (Expanded RAM access by movx)
- XRAM (eXternal RAM)
- EEPROM DATA
- FM0 (user flash)
- Hardware byte
- XROW
- Boot Flash
- Flash Column latch

The table below provide the different kind of memory which can be accessed from different code location.

Table 27. Cross Memory Access

	Action	RAM	XRAM ERAM	Boot FLASH	FM0	E <sup>2</sup> Data	Hardware Byte	XROW
	Read			OK	OK	ОК	ОК	-
DOULTEASIT	Write			-	OK <sup>(1)</sup>	OK <sup>(1)</sup>	OK <sup>(1)</sup>	OK <sup>(1)</sup>
5140	Read			OK	OK	OK	OK	-
FIVIO	Write			-	OK (idle)	OK <sup>(1)</sup>	-	OK
External	Read			-	-	OK	-	-
EA = 0 or Code Roll Over	Write			-	-	OK <sup>(1)</sup>	-	-

Note: 1. RWW: Read While Write

# Sharing Instructions

Table 28. Instructions shared

Action	RAM	XRAM ERAM	EEPROM DATA	Boot FLASH	FMO	Hardware Byte	XROW
Read	MOV	MOVX	MOVX	MOVC	MOVC	MOVC	MOVC
Write	MOV	MOVX	MOVX	-	by cl	by cl	by cl

Note: by cl: using Column Latch

# Table 29. Read MOVX A, @DPTR

EEE bit in EECON Register	FPS in FCON Register	ENBOOT	EA	XRAM ERAM	EEPROM DATA	Flash Column Latch
0	0	Х	х	OK		
0	1	Х	х	ОК		
1	0	Х	х		OK	
1	1	Х	х	OK		

## Table 30. Write MOVX @DPTR,A

EEE bit in EECON Register	FPS bit in FCON Register	ENBOOT	EA	XRAM ERAM	EEPROM Data	Flash Column Latch
0	0	х	Х	OK		
0	1	~	1			OK
0	I	~	0	OK		
1	0	х	Х		OK	
1	1	~	1			OK
I	I	~	0	OK		





# Table 31. Read MOVC A, @DPTR

	FCON Register							Hardware	External		
Code Execution	FMOD1	FMOD0	FPS	ENBOOT	DPTR	FM1	FM0	XROW	Byte	Code	
				0	0000h to 7FFFh		OK				
	0	0	х		0000h to 7FFFh		ОК				
				1	F800h to FFFFh		Do not us	e this configu	ration		
From FM0	0	1	х	x	0000 to 007Fh See <sup>(1)</sup>			ОК			
	1	0	Х	х	х				ОК		
	1			0	000h to 7FFFh		ОК				
		1	x	1	0000h to 7FFFh		ОК				
					F800h to FFFFh	Do not use this configuration					
			0		4	0000h to 7FFF		ОК			
	0				F800h to FFFFh	OK					
		0		0	х			NA			
				1	х		ОК				
			I	0	х			NA			
From FM1 (ENBOOT =1	0		V	1	0000h to 007h			ОК			
(	0		~	0	See <sup>(2)</sup>			NA			
	4	0	V	1	Y				ОК		
	I	0	X	0	~			NA			
	4		V	1			ОК				
	I		Х	0	0001107FF1			NA			
External code : EA=0 or Code Roll Over	х	0	х	x	х					ОК	

1. For DPTR higher than 007Fh only lowest 7 bits are decoded, thus the behavior is the same as for addresses from 0000h to 007Fh

2. For DPTR higher than 007Fh only lowest 7 bits are decoded, thus the behavior is the same as for addresses from 0000h to 007Fh

# A/T89C51AC2

In-System Programming (ISP)	<ul> <li>With the implementation of the User Space (FM0) and the Boot Space (FM1) in Flash technology the A/T89C51AC2 allows the system engineer the development of applications with a very high level of flexibility. This flexibility is based on the possibility to alter the customer program at any stages of a product's life:</li> <li>Before mounting the chip on the PCB, FM0 Flash can be programmed with the application code. FM1 is always preprogrammed by Atmel with a bootloader (UART bootloader).<sup>(1)</sup></li> </ul>
	• Once the chip is mounted on the PCB, it can be programmed by serial mode via the UART.
	Note: 1. The user can also program his own bootloader in FM1.
	This In-System-Programming (ISP) allows code modification over the total lifetime of the product.
	Besides the default Boot loader Atmel provide to the customer also all the needed Appli- cation-Programming-Interfaces (API) which are needed for the ISP. The API are located also in the Boot memory.
	This allow the customer to have a full use of the 32 KB user memory.
Flash Programming and	There are three methods of programming the Flash memory:
Erasure	<ul> <li>The Atmel bootloader located in FM1 is activated by the application. Low level API routines (located in FM1) will be used to program FM0. The interface used for serial downloading to FM0 is the UART. API can be called also by the user's bootloader located in FM0 at [SBV]00h.</li> </ul>
	• A further method exists in activating the Atmel boot loader by hardware activation. See Section "Hardware Security Byte".
	The FM0 can be programmed also by the parallel mode using a programmer.
	Figure 25 Elash Momory Mapping







# **Boot Process**

Software Boot Process Example	Many algorithms can be used for the software boot process. Below are descriptions of the different flags and Bytes.
	<ul> <li>Boot Loader Jump Bit (BLJB):</li> <li>This bit indicates if on RESET the user wants to jump to this application at address @0000h on FM0 or execute the boot loader at address @F800h on FM1.</li> <li>BLJB = 0 (i.e. bootloader FM1 executed after a reset) is the default Atmel factory programming.</li> <li>To read or modify this bit, the APIs are used.</li> </ul>
	Boot Vector Address (SBV): - This byte contains the MSB of the user boot loader address in FM0. - The default value of SBV is FCh (no user boot loader in FM0). - To read or modify this byte, the APIs are used.
	Extra Byte (EB) and Boot Status Byte (BSB): - These Bytes are reserved for customer use. - To read or modify these Bytes, the APIs are used.
Hardware Boot Process	At the falling edge of RESET, the bit ENBOOT in AUXR1 register is initialized with the value of Boot Loader Jump Bit (BLJB).
	Further at the falling edge of RESET if the following conditions (called Hardware condi- tion) are detected. The FCON register is initialized with the value 00h and the PC is initialized with F800h (FM1 lower byte = Bootloader entry point).
	Harware Conditions:
	PSEN low <sup>(1)</sup>
	• EA high,
	• ALE nign (or not connected).
	The Hardware condition forces the bootloader to be executed, whatever BLJB value is. Then BLBJ will be checked.
	If no hardware condition is detected, the FCON register is initialized with the value F0h. Then BLJB value will be checked.
	Conditions are:
	• If bit BLJB = 1:
	User application in FIMU will be started at @00000h (standard reset).
	Boot loader will be started at @F800h in FM1.
	<ol> <li>Note: 1. As PSEN is an output port in normal operating mode (running user applications or bootloader applications) after reset it is recommended to release PSEN after the falling edge of Reset is signaled. The hardware conditions are sampled at reset signal Falling Edge, thus they can be released at any time when reset input is low.</li> <li>To ensure correct microcontroller startup, the PSEN pin should not be tied to ground during power-on.</li> </ol>





# Application Programming Interface

Several Application Program Interface (API) calls are available for use by an application program to permit selective erasing and programming of Flash pages. All calls are made by functions.

All of these APIs are described in detail in the following documents on the Atmel web site.

Datasheet Bootloader UART A/T89C51AC2

# **XROW Bytes**

#### Table 32. XROW Mapping

Description	Default Value	Address
Copy of the Manufacturer Code	58h	30h
Copy of the Device ID#1: Family code	D7h	31h
Copy of the Device ID#2: Memories size and type	F7h	60h
Copy of the Device ID#3: Name and Revision	FFh	61h





# Hardware Security Byte

 Table 33.
 Hardware Security Byte

7	6	5	4	3	2	1	0
X2B	BLJB	-	-	-	LB2	LB1	LB0
Bit Number	Bit Mnemonic	Description					
7	X2B	X2 Bit Set this bit to Clear this bit	start in stand to start in X2	ard mode. mode.			
6	BLJB	Boot Loader - 1: To start th - 0: To start th	r <b>JumpBit</b> ne user's app ne boot loade	lication on ne> r(@F800h) loc	kt RESET (@0 cated in FM1.	0000h) locatec	l in FM0,
5-3	-	<b>Reserved</b> The value rea	ad from these	bits are indet	erminate.		
2-0	LB2:0	Lock Bits					

After erasing the chip in parallel mode, the default value is : FFh

The erasing in ISP mode (from bootloader) does not modify this byte.

Notes: 1. Only the 4 MSB bits can be accessed by software.

2. The 4 LSB bits can only be accessed by parallel mode.

# Serial I/O Port

The A/T89C51AC2 I/O serial port is compatible with the I/O serial port in the 80C52. It provides both synchronous and asynchronous communication modes. It operates as a Universal Asynchronous Receiver and Transmitter (UART) in three full-duplex modes (Modes 1, 2 and 3). Asynchronous transmission and reception can occur simultaneously and at different baud rates

Serial I/O port includes the following enhancements:

- Framing error detection
- Automatic address recognition

# Figure 27. Serial I/O Port Block Diagram



# **Framing Error Detection** Framing bit error detection is provided for the three asynchronous modes. To enable the framing bit error detection feature, set SMOD0 bit in PCON register.

#### Figure 28. Framing Error Block Diagram



When this feature is enabled, the receiver checks each incoming data frame for a valid stop bit. An invalid stop bit may result from noise on the serial lines or from simultaneous transmission by two CPUs. If a valid stop bit is not found, the Framing Error bit (FE) in SCON register bit is set.

The software may examine the FE bit after each reception to check for data errors. Once set, only software or a reset clears the FE bit. Subsequently received frames with valid stop bits cannot clear the FE bit. When the FE feature is enabled, RI rises on the stop bit instead of the last data bit (See Figure 29. and Figure 30.).









# **Given Address**

Each device has an individual address that is specified in the SADDR register; the SADEN register is a mask byte that contains don't-care bits (defined by zeros) to form the device's given address. The don't-care bits provide the flexibility to address one or more slaves at a time. The following example illustrates how a given address is formed. To address a device by its individual address, the SADEN mask byte must be 1111 1111b.

For example:

SADDR0101 0110b SADEN1111 1100b Given0101 01XXb

Here is an example of how to use given addresses to address different slaves:

Slave A:SADDR1111 0001b
SADEN1111 1010b
Given1111 0X0Xb
Slave B:SADDR1111 0011b SADEN1111 1001b
Given1111 0XX1b
Slave C:SADDR1111 0011b
SADEN1111 1101b
Given1111 00X1b

The SADEN byte is selected so that each slave may be addressed separately.

For slave A, bit 0 (the LSB) is a don't-care bit; for slaves B and C, bit 0 is a 1. To communicate with slave A only, the master must send an address where bit 0 is clear (e.g. 1111 0000b).

For slave A, bit 1 is a 0; for slaves B and C, bit 1 is a don't care bit. To communicate with slaves A and B, but not slave C, the master must send an address with bits 0 and 1 both set (e.g. 1111 0011b).

To communicate with slaves A, B and C, the master must send an address with bit 0 set, bit 1 clear, and bit 2 clear (e.g. 1111 0001b).

**Broadcast Address** A broadcast address is formed from the logical OR of the SADDR and SADEN registers with zeros defined as don't-care bits, e.g.:

SADDR 0101 0110b SADEN 1111 1100b SADDR OR SADEN1111 111Xb

The use of don't-care bits provides flexibility in defining the broadcast address, however in most applications, a broadcast address is FFh. The following is an example of using broadcast addresses:

```
Slave A:SADDR1111 0001b

<u>SADEN1111 1010b</u>

Given1111 1X11b,

Slave B:SADDR1111 0011b

<u>SADEN1111 1001b</u>

Given1111 1X11B,

Slave C:SADDR=1111 0010b

<u>SADEN1111 1101b</u>

Given1111 1111b
```





For slaves A and B, bit 2 is a don't care bit; for slave C, bit 2 is set. To communicate with all of the slaves, the master must send an address FFh. To communicate with slaves A and B, but not slave C, the master can send and address FBh.

# Registers

Table 34. SCON Register

SCON (S:98h) Serial Control Register

7	6	5	4	3	2	1	0
FE/SM0	SM1	SM2	REN	TB8	RB8	TI	RI
Bit Number	Bit Mnemonic	Description					
7	FE	Framing Err Clear to rese Set by hardw	<b>For bit (SMOD</b> et the error sta vare when an	0 <b>0=1</b> ) ite, not cleared invalid stop bi	d by a valid sto t is detected.	op bit.	
	SM0	Serial port I Refer to SM	<b>Mode bit 0 (S</b> 1 for serial po	MOD0=0) rt mode select	ion.		
6	SM1	Serial port I           SM0         SM1           0         0           0         1           1         0           1         1	<b>Mode bit 1</b> <u>Mode</u> Shift Registe 8-bit UART 9-bit UART 9-bit UART	<u>Baud Rate</u> r F <sub>XTAL</sub> /12 (d Variable F <sub>XTAL</sub> /64 o Variable	2 or F <sub>XTAL</sub> /6 in r r F <sub>XTAL</sub> /32	node X2)	
5	SM2	Serial port I Clear to disa Set to enable	Mode 2 bit/Mu ble multiproces e multiprocess	ultiprocessor essor commur sor communic	<b>Communica</b> nication feature	<b>tion Enable b</b> e. n mode 2 and	oit 3.
4	REN	Reception E Clear to disa Set to enable	Enable bit ble serial rece e serial recept	eption. ion.			
3	TB8	Transmitter Clear to tran Set to transm	<b>Bit 8/Ninth b</b> smit a logic 0 nit a logic 1 in	<b>it to transmit</b> in the 9th bit. the 9th bit.	in modes 2 a	and 3	
2	RB8	Receiver Bi Cleared by h Set by hardv	<b>t 8/Ninth bit r</b> hardware if 9th vare if 9th bit r	eceived in m bit received i received is a le	odes 2 and 3 s a logic 0. ogic 1.		
1	TI	Transmit Int Clear to ack Set by hardw stop bit in the	terrupt flag nowledge inte vare at the end e other modes	rrupt. d of the 8th bit S.	time in mode	0 or at the beg	jinning of the
0	RI	Receive Inter Clear to ack Set by hardw Figure 30. in	errupt flag nowledge inte vare at the end the other mod	rrupt. d of the 8th bi des.	t time in mode	0, see Figure	e 29. and

Reset Value = 0000 0000b Bit addressable

#### Table 35. SADEN Register

SADEN (S:B9h) Slave Address Mask Register

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-
Bit Number	Bit Mnemonic	Description					
7-0		Mask Data f	or Slave Indiv	vidual Addres	SS		

Reset Value = 0000 0000b Not bit addressable

Table 36. SADDR Register

SADDR (S:A9h) Slave Address Register

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-
Bit Number	Bit Mnemonic	Description					
7-0		Slave Indivi	dual Address	;			

Reset Value = 0000 0000b Not bit addressable

#### Table 37. SBUF Register

SBUF (S:99h) Serial Data Buffer

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-
Bit Number	Bit Mnemonic	Description					
7-0		Data sent/re	ceived by Se	erial I/O Port			

Reset Value = 0000 0000b Not bit addressable





# Table 38. PCON Register

PCON (S:87h) Power Control Register

7	6	5	4	3	2	1	0
SMOD1	SMOD0	-	POF	GF1	GF0	PD	IDL
Bit Number	Bit Mnemonic	Description					
7	SMOD1	Serial port N Set to select	<b>lode bit 1</b> double baud	rate in mode 1	, 2 or 3.		
6	SMOD0	Serial port M Clear to sele Set to select	<b>lode bit 0</b> ct SM0 bit in 9 FE bit in SCC	SCON register ON register.	<u>.</u>		
5	-	<b>Reserved</b> The value re	ad from this b	it is indetermi	nate. Do not s	et this bit.	
4	POF	Power-Off F Clear to reco Set by hardw by software.	<b>lag</b> gnize next re vare when VC	set type. C rises from 0	to its nomina	l voltage. Can	also be set
3	GF1	General-pur Cleared by u Set by user f	<b>pose Flag</b> ser for genera or general-pu	al-purpose usa rpose usage.	age.		
2	GF0	General-pur Cleared by u Set by user f	<b>pose Flag</b> ser for genera or general-pu	al-purpose usa rpose usage.	age.		
1	PD	Power-Down Cleared by h Set to enter	n mode bit ardware whei bower-down n	n reset occurs node.			
0	IDL	Idle mode b Clear by hard Set to enter i	it dware when ir dle mode.	nterrupt or res	et occurs.		

Reset Value = 00X1 0000b Not bit addressable

Timers/Counters	The A/T89C51AC2 implements two general-purpose, 16-bit Timers/Counters. Such are identified as Timer 0 and Timer 1, and can be independently configured to operate in a variety of modes as a Timer or an event Counter. When operating as a Timer, the Timer/Counter runs for a programmed length of time, then issues an interrupt request. When operating as a Counter, the Timer/Counter counts negative transitions on an external pin. After a preset number of counts, the Counter issues an interrupt request. The various operating modes of each Timer/Counter are described in the following sections.
Timer/Counter Operations	A basic operation is Timer registers THx and TLx ( $x = 0, 1$ ) connected in cascade to form a 16-bit Timer. Setting the run control bit (TRx) in TCON register (see Figure 39) turns the Timer on by allowing the selected input to increment TLx. When TLx overflows it increments THx; when THx overflows it sets the Timer overflow flag (TFx) in TCON register. Setting the TRx does not clear the THx and TLx Timer registers. Timer registers can be accessed to obtain the current count or to enter preset values. They can be read at any time but TRx bit must be cleared to preset their values, otherwise the behavior of the Timer/Counter is unpredictable.
	The C/Tx# control bit selects Timer operation or Counter operation by selecting the divided-down peripheral clock or external pin Tx as the source for the counted signal. TRx bit must be cleared when changing the mode of operation, otherwise the behavior of the Timer/Counter is unpredictable.
	For Timer operation (C/Tx# = 0), the Timer register counts the divided-down peripheral clock. The Timer register is incremented once every peripheral cycle (6 peripheral clock periods). The Timer clock rate is $F_{PER}/6$ , i.e. $F_{OSC}/12$ in standard mode or $F_{OSC}/6$ in X2 mode.
	For Counter operation (C/Tx# = 1), the Timer register counts the negative transitions on the Tx external input pin. The external input is sampled every peripheral cycles. When the sample is high in one cycle and low in the next one, the Counter is incremented. Since it takes 2 cycles (12 peripheral clock periods) to recognize a negative transition, the maximum count rate is $F_{PER}/12$ , i.e. $F_{OSC}/24$ in standard mode or $F_{OSC}/12$ in X2 mode. There are no restrictions on the duty cycle of the external input signal, but to ensure that a given level is sampled at least once before it changes, it should be held for at least one full peripheral cycle.
Timer 0	Timer 0 functions as either a Timer or event Counter in four modes of operation. Figure 31 to Figure 34 show the logical configuration of each mode.
	Timer 0 is controlled by the four lower bits of TMOD register (see Figure 40) and bits 0, 1, 4 and 5 of TCON register (see Figure 39). TMOD register selects the method of Timer gating (GATE0), Timer or Counter operation (T/C0#) and mode of operation (M10 and M00). TCON register provides Timer 0 control functions: overflow flag (TF0), run control bit (TR0), interrupt flag (IE0) and interrupt type control bit (IT0).
	For normal Timer operation (GATE0 = 0), setting TR0 allows TL0 to be incremented by the selected input. Setting GATE0 and TR0 allows external pin INT0# to control Timer operation.
	Timer 0 overflow (count rolls over from all 1s to all 0s) sets TF0 flag generating an inter- rupt request.
	It is important to stop Timer/Counter before changing mode.



# Mode 0 (13-bit Timer)

Mode 0 configures Timer 0 as an 13-bit Timer which is set up as an 8-bit Timer (TH0 register) with a modulo 32 prescaler implemented with the lower five bits of TL0 register (see Figure 31). The upper three bits of TL0 register are indeterminate and should be ignored. Prescaler overflow increments TH0 register.

**Figure 31.** Timer/Counter x (x = 0 or 1) in Mode 0



#### Mode 1 (16-bit Timer)

Mode 1 configures Timer 0 as a 16-bit Timer with TH0 and TL0 registers connected in cascade (see Figure 32). The selected input increments TL0 register.

Figure 32. Timer/Counter x (x = 0 or 1) in Mode 1 See the "Clock" section



#### Mode 2 (8-bit Timer with Auto-Reload)

Mode 2 configures Timer 0 as an 8-bit Timer (TL0 register) that automatically reloads from TH0 register (see Figure 33). TL0 overflow sets TF0 flag in TCON register and reloads TL0 with the contents of TH0, which is preset by software. When the interrupt request is serviced, hardware clears TF0. The reload leaves TH0 unchanged. The next reload value may be changed at any time by writing it to TH0 register.

**Figure 33.** Timer/Counter x (x = 0 or 1) in Mode 2





# Mode 3 (Two 8-bit Timers)

Mode 3 configures Timer 0 such that registers TL0 and TH0 operate as separate 8-bit Timers (see Figure 34). This mode is provided for applications requiring an additional 8-bit Timer or Counter. TL0 uses the Timer 0 control bits C/T0# and GATE0 in TMOD register, and TR0 and TF0 in TCON register in the normal manner. TH0 is locked into a Timer function (counting  $F_{PER}$  /6) and takes over use of the Timer 1 interrupt (TF1) and run control (TR1) bits. Thus, operation of Timer 1 is restricted when Timer 0 is in mode 3.

# Figure 34. Timer/Counter 0 in Mode 3: Two 8-bit Counters





Timer 1	Timer 1 is identical to Timer 0 excepted for Mode 3 which is a hold-count mode. The fol- lowing comments help to understand the differences:
	• Timer 1 functions as either a Timer or event Counter in three modes of operation. Figure 31 to Figure 33 show the logical configuration for modes 0, 1, and 2. Timer 1's mode 3 is a hold-count mode.
	• Timer 1 is controlled by the four high-order bits of TMOD register (see Figure 40) and bits 2, 3, 6 and 7 of TCON register (see Figure 39). TMOD register selects the method of Timer gating (GATE1), Timer or Counter operation (C/T1#) and mode of operation (M11 and M01). TCON register provides Timer 1 control functions: overflow flag (TF1), run control bit (TR1), interrupt flag (IE1) and interrupt type control bit (IT1).
	• Timer 1 can serve as the Baud Rate Generator for the Serial Port. Mode 2 is best suited for this purpose.
	• For normal Timer operation (GATE1 = 0), setting TR1 allows TL1 to be incremented by the selected input. Setting GATE1 and TR1 allows external pin INT1# to control Timer operation.
	• Timer 1 overflow (count rolls over from all 1s to all 0s) sets the TF1 flag generating an interrupt request.
	• When Timer 0 is in mode 3, it uses Timer 1's overflow flag (TF1) and run control bit (TR1). For this situation, use Timer 1 only for applications that do not require an interrupt (such as a Baud Rate Generator for the Serial Port) and switch Timer 1 in and out of mode 3 to turn it off and on.
	It is important to stop Timer/Counter before changing mode.
Mode 0 (13-bit Timer)	Mode 0 configures Timer 1 as a 13-bit Timer, which is set up as an 8-bit Timer (TH1 reg- ister) with a modulo-32 prescaler implemented with the lower 5 bits of the TL1 register (see Figure 31). The upper 3 bits of TL1 register are ignored. Prescaler overflow incre- ments TH1 register.
Mode 1 (16-bit Timer)	Mode 1 configures Timer 1 as a 16-bit Timer with TH1 and TL1 registers connected in cascade (see Figure 32). The selected input increments TL1 register.
Mode 2 (8-bit Timer with Auto- Reload)	Mode 2 configures Timer 1 as an 8-bit Timer (TL1 register) with automatic reload from TH1 register on overflow (see Figure 33). TL1 overflow sets TF1 flag in TCON register and reloads TL1 with the contents of TH1, which is preset by software. The reload leaves TH1 unchanged.
Mode 3 (Halt)	Placing Timer 1 in mode 3 causes it to halt and hold its count. This can be used to halt Timer 1 when TR1 run control bit is not available i.e. when Timer 0 is in mode 3.
Interrupt	Each Timer handles one interrupt source that is the timer overflow flag TF0 or TF1. This flag is set every time an overflow occurs. Flags are cleared when vectoring to the Timer interrupt routine. Interrupts are enabled by setting ETx bit in IEN0 register. This assumes interrupts are globally enabled by setting EA bit in IEN0 register.

Figure 35. Timer Interrupt System







# Registers

# Table 39. TCON Register

TCON (S:88h) Timer/Counter Control Register

7	6	5	4	3	2	1	0					
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0					
Bit Number	Bit Mnemonic	Description	Description									
7	TF1	Timer 1 Ove Cleared by h Set by hardw	<b>Fimer 1 Overflow Flag</b> Cleared by hardware when processor vectors to interrupt routine. Set by hardware on Timer/Counter overflow, when Timer 1 register overflows.									
6	TR1	Timer 1 Run Clear to turn Set to turn or	<b>Timer 1 Run Control Bit</b> Clear to turn off Timer/Counter 1. Set to turn on Timer/Counter 1.									
5	TF0	Timer 0 Ove Cleared by h Set by hardw	Timer 0 Overflow Flag Cleared by hardware when processor vectors to interrupt routine. Set by hardware on Timer/Counter overflow, when Timer 0 register overflows.									
4	TR0	Timer 0 Run Clear to turn Set to turn or	Timer 0 Run Control Bit Clear to turn off Timer/Counter 0. Set to turn on Timer/Counter 0.									
3	IE1	Interrupt 1 E Cleared by h Set by hardw	dge Flag ardware whei are when ext	n interrupt is p ernal interrupt	rocessed if eo	lge-triggered ( n INT1# pin.	(see IT1).					
2	IT1	Interrupt 1 T Clear to sele Set to select	Interrupt 1 Type Control Bit Clear to select low level active (level triggered) for external interrupt 1 (INT1#). Set to select falling edge active (edge triggered) for external interrupt 1.									
1	IE0	Interrupt 0 E Cleared by h Set by hardw	Interrupt 0 Edge Flag Cleared by hardware when interrupt is processed if edge-triggered (see IT0). Set by hardware when external interrupt is detected on INT0# pin.									
0	ITO	Interrupt 0 T Clear to sele Set to select	ype Control ct low level ac falling edge a	Bit ctive (level trig active (edge tri	gered) for ext ggered) for ex	ernal interrupt kternal interrup	0 (INT0#). ot 0.					

# Table 40. TMOD Register

TMOD (S:89h) Timer/Counter Mode Control Register

7	6	5	4	3	2	1	0			
GATE1	C/T1#	M11	M01	GATE0	C/T0#	M10	M00			
Bit Number	Bit Mnemonic	Description								
7	GATE1	Timer 1 Gati Clear to enal Set to enable	Fimer 1 Gating Control Bit Clear to enable Timer 1 whenever TR1 bit is set. Set to enable Timer 1 only while INT1# pin is high and TR1 bit is set.							
6	C/T1#	Timer 1 Cou Clear for Tim Set for Coun	mer 1 Counter/Timer Select Bit lear for Timer operation: Timer 1 counts the divided-down system clock. et for Counter operation: Timer 1 counts negative transitions on external pin T1.							
5	M11	Timer 1 Mod	le Select Bits	<b>3</b>						
4	M01	0 0 0 1 1 0 1 1	M11         M01         Operating mode           0         0         Mode 0: 8-bit Timer/Counter (TH1) with 5-bit prescaler (TL1).           0         1         Mode 1: 16-bit Timer/Counter.           1         0         Mode 2: 8-bit auto-reload Timer/Counter (TL1) <sup>(1)</sup> 1         1         Mode 3: Timer 1 halted. Retains count							
3	GATE0	Timer 0 Gati Clear to enal Set to enable	ing Control E ble Timer 0 wl e Timer/Count	Bit henever TR0 k er 0 only while	oit is set. e INT0# pin is	high and TR(	) bit is set.			
2	C/T0#	Timer 0 Cou Clear for Tim Set for Coun	nter/Timer S er operation: ter operation:	elect Bit Timer 0 count Timer 0 count	s the divided- s negative tra	down system nsitions on ex	clock. ternal pin T0.			
1	M10	Timer 0 Moc M10 M00 0 0	le Select Bit Operating Mode 0: 8-	mode bit Timer/Cour	nter (TH0) wit	h 5-bit presca	ler (TL0).			
0	M00	0 1 1 0 1 1 TH0 is an 8-1	Mode 1: 16 Mode 2: 8- Mode 3: TL bit Timer using	bit auto-reloac 0 is an 8-bit T g Timer 1's TF	Timer/Count imer/Counter 0 and TF0 bit	er (TL0) <sup>(2)</sup> ts.				
Notes: 1.	Reloaded	trom IH1 a	t overflow.							

2. Reloaded from TH0 at overflow.





#### Table 41. TH0 Register

TH0 (S:8Ch) Timer 0 High Byte Register

7	6	5	4	3	2	1	0
-	-	-	Ι	-	-	-	-
Bit Number	Bit Mnemonic	Description					
7:0		High Byte o	f Timer 0.				

Reset Value = 0000 0000b

#### Table 42. TL0 Register

TL0 (S:8Ah) Timer 0 Low Byte Register

7	6	5	4	3	2	1	0		
-	-	_	-	-	-	-	-		
Bit Number	Bit Mnemonic	Description	Description						
7:0		Low Byte of	Timer 0.						

Reset Value = 0000 0000b

#### Table 43. TH1 Register

TH1 (S:8Dh) Timer 1 High Byte Register

7	6	5	4	3	2	1	0		
-	-	-	-	-	-	-	-		
	Ì	1							
Bit Number	Bit Mnemonic	Description							
7:0		High Byte of	f Timer 1.						

# Table 44. TL1 Register

TL1 (S:8Bh) Timer 1 Low Byte Register

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-
Bit Number	Bit Mnemonic	Description					
7:0		Low Byte of	Timer 1.				





Timer 2	The A/T89C51AC2 timer 2 is compatible with timer 2 in the 80C52.			
	It is a 16-bit timer/counter: the count is maintained by two eight-bit timer registers, TH2 and TL2 that are cascade- connected. It is controlled by T2CON register (See Table ) and T2MOD register (See Table 47). Timer 2 operation is similar to Timer 0 and Timer 1. C/T2 selects $F_{T2 \ clock}/6$ (timer operation) or external pin T2 (counter operation) as timer clock. Setting TR2 allows TL2 to be incremented by the selected input.			
	Timer 2 includes the following enhancements:			
	Auto-reload mode (up or down counter)			
	Programmable clock-output			
Auto-Reload Mode	The auto-reload mode configures timer 2 as a 16-bit timer or event counter with a matic reload. This feature is controlled by the DCEN bit in T2MOD register (Table 47). Setting the DCEN bit enables timer 2 to count up or down as show Figure 36. In this mode the T2EX pin controls the counting direction			
	Figure 36. In this mode the T2EX pin controls the counting direction.			
	Figure 36. In this mode the T2EX pin controls the counting direction. When T2EX is high, timer 2 counts up. Timer overflow occurs at FFFFh which sets the TF2 flag and generates an interrupt request. The overflow also causes the 16-bit value in RCAP2H and RCAP2L registers to be loaded into the timer registers TH2 and TL2.			

The EXF2 bit toggles when timer 2 overflow or underflow, depending on the direction of the count. EXF2 does not generate an interrupt. This bit can be used to provide 17-bit resolution.





# Programmable Clock-Output

In clock-out mode, timer 2 operates as a 50%-duty-cycle, programmable clock generator (See Figure 37). The input clock increments TL2 at frequency  $F_{OSC}/2$ . The timer repeatedly counts to overflow from a loaded value. At overflow, the contents of RCAP2H and RCAP2L registers are loaded into TH2 and TL2. In this mode, timer 2 overflows do not generate interrupts. The formula gives the clock-out frequency depending on the system oscillator frequency and the value in the RCAP2H and RCAP2L registers:

 $Clock - OutFrequency = \frac{FT2clock}{4 \times (65536 - RCAP2H/RCAP2L)}$ 

For a 16 MHz system clock in x1 mode, timer 2 has a programmable frequency range of 61 Hz ( $F_{OSC}/2^{16}$ ) to 4 MHz ( $F_{OSC}/4$ ). The generated clock signal is brought out to T2 pin (P1.0).

Timer 2 is programmed for the clock-out mode as follows:

- Set T2OE bit in T2MOD register.
- Clear C/T2 bit in T2CON register.
- Determine the 16-bit reload value from the formula and enter it in RCAP2H/RCAP2L registers.
- Enter a 16-bit initial value in timer registers TH2/TL2. It can be the same as the reload value or different depending on the application.
- To start the timer, set TR2 run control bit in T2CON register.

It is possible to use timer 2 as a baud rate generator and a clock generator simultaneously. For this configuration, the baud rates and clock frequencies are not independent since both functions use the values in the RCAP2H and RCAP2L registers.









# Registers

# Table 45. T2CON Register

T2CON (S:C8h) Timer 2 Control Register

7	6	5	4	3	2	1	0				
TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2#	CP/RL2#				
Bit Number	Bit Mnemonic	Description	Description								
7	TF2	Timer 2 Ove TF2 is not se Must be clea Set by hardw	<b>Fimer 2 Overflow Flag</b> FF2 is not set if RCLK=1 or TCLK = 1. Must be cleared by software. Set by hardware on timer 2 overflow.								
6	EXF2	Timer 2 Externation Set when a created EXEN2=1. Set to cause is enabled. Must be clear	<b>Timer 2 External Flag</b> Set when a capture or a reload is caused by a negative transition on T2EX pin if EXEN2=1. Set to cause the CPU to vector to timer 2 interrupt routine when timer 2 interrupt is enabled. Must be cleared by software.								
5	RCLK	Receive Clo Clear to use Set to use tir	Receive Clock bit Clear to use timer 1 overflow as receive clock for serial port in mode 1 or 3. Set to use timer 2 overflow as receive clock for serial port in mode 1 or 3.								
4	TCLK	Transmit Cle Clear to use Set to use tir	<b>Transmit Clock bit</b> Clear to use timer 1 overflow as transmit clock for serial port in mode 1 or 3. Set to use timer 2 overflow as transmit clock for serial port in mode 1 or 3.								
3	EXEN2	Timer 2 Exte Clear to igno Set to cause detected, if ti	ernal Enable re events on a capture or mer 2 is not u	<b>bit</b> T2EX pin for ti reload when a ised to clock tl	mer 2 operation negative tran ne serial port.	on. sition on T2E)	X pin is				
2	TR2	Timer 2 Run Clear to turn Set to turn of	off timer 2.								
1	C/T2#	Timer/Coun Clear for time Set for count	ter 2 Select b er operation (i er operation (	<b>hit</b> nput from inte input from T2	rnal clock sys input pin).	tem: F <sub>OSC</sub> ).					
0	CP/RL2#	Timer 2 Cap If RCLK=1 of timer 2 overf Clear to auto EXEN2=1. Set to captur	t <b>ure/Reload</b> r TCLK=1, CF low. -reload on tim e on negative	<b>bit</b> P/RL2# is ignor ner 2 overflows transitions or	red and timer i s or negative t n T2EX pin if E	ransitions on EXEN2=1.	ito-reload on T2EX pin if				

Reset Value = 0000 0000b Bit addressable

#### Table 46. T2MOD Register

T2MOD (S:C9h) Timer 2 Mode Control Register

7	6	5	4	3	2	1	0				
-	-	-	-	-	-	T2OE	DCEN				
Bit Number	Bit Mnemonic	Description	Description								
7	-	<b>Reserved</b> The value rea	<b>Reserved</b> The value read from this bit is indeterminate. Do not set this bit.								
6	-	<b>Reserved</b> The value rea	<b>leserved</b> 'he value read from this bit is indeterminate. Do not set this bit.								
5	-	<b>Reserved</b> The value rea	<b>Reserved</b> The value read from this bit is indeterminate. Do not set this bit.								
4	-	<b>Reserved</b> The value rea	Reserved The value read from this bit is indeterminate. Do not set this bit.								
3	-	<b>Reserved</b> The value rea	ad from this b	it is indetermi	nate. Do not s	set this bit.					
2	-	<b>Reserved</b> The value rea	ad from this b	it is indetermi	nate. Do not s	set this bit.					
1	T2OE	Timer 2 Out Clear to prog Set to progra	<b>Timer 2 Output Enable bit</b> Clear to program P1.0/T2 as clock input or I/O port. Set to program P1.0/T2 as clock output.								
0	DCEN	Down Count Clear to disa Set to enable	Down Counter Enable bit Clear to disable timer 2 as up/down counter. Set to enable timer 2 as up/down counter.								

Reset Value = XXXX XX00b Not bit addressable

# Table 47. TH2 Register

TH2 (S:CDh) Timer 2 High Byte Register

7	6	5	4	3	2	1	0	
-	-	-	-	-	-	-	-	
Bit Number	Bit Mnemonic	Description						
7-0		High Byte of	Timer 2.					

Reset Value = 0000 0000b Not bit addressable





#### Table 48. TL2 Register

#### TL2 (S:CCh) Timer 2 Low Byte Register

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-
Bit Number	Bit Mnemonic	Description					
7-0		Low Byte of	Timer 2.				

Reset Value = 0000 0000b Not bit addressable

# Table 49. RCAP2H Register

RCAP2H (S:CBh) Timer 2 Reload/Capture High Byte Register

7	6	5	4	3	2	1	0	
-	-	-	-	-	-	-	-	
Bit Number	Bit Mnemonic	Description						
7-0		High Byte of Timer 2 Reload/Capture.						

Reset Value = 0000 0000b Not bit addressable

#### Table 50. RCAP2L Register

RCAP2L (S:CAH) TIMER 2 Reload/Capture Low Byte Register

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-
Bit Number	Bit Mnemonic	Description					
7-0		Low Byte of Timer 2 Reload/Capture.					

Reset Value = 0000 0000b Not bit addressable

# Watchdog Timer A/T89C51AC2 contains a powerful programmable hardware Watchdog Timer (WDT)

that automatically resets the chip if it software fails to reset the WDT before the selected time interval has elapsed. It permits large Time-Out ranking from 16ms to 2s @Fosc = 12MHz in X1 mode.

This WDT consists of a 14-bit counter plus a 7-bit programmable counter, a Watchdog Timer reset register (WDTRST) and a Watchdog Timer programming (WDTPRG) register. When exiting reset, the WDT is -by default- disable.

To enable the WDT, the user has to write the sequence 1EH and E1H into WDTRST register no instruction in between. When the Watchdog Timer is enabled, it will increment every machine cycle while the oscillator is running and there is no way to disable the WDT except through reset (either hardware reset or WDT overflow reset). When WDT overflows, it will generate an output RESET pulse at the RST pin. The RESET pulse duration is  $96xT_{OSC}$ , where  $T_{OSC}=1/F_{OSC}$ . To make the best use of the WDT, it should be serviced in those sections of code that will periodically be executed within the time required to prevent a WDT reset

Note: When the Watchdog is enable it is impossible to change its period.

Figure 38. Watchdog Timer






### Watchdog Programming

The three lower bits (S0, S1, S2) located into WDTPRG register permit to program the WDT duration.

Table 51. Machine Cycle Count

S2	S1	S0	Machine Cycle Count
0	0	0	2 <sup>14</sup> - 1
0	0	1	2 <sup>15</sup> - 1
0	1	0	2 <sup>16</sup> - 1
0	1	1	2 <sup>17</sup> - 1
1	0	0	2 <sup>18</sup> - 1
1	0	1	2 <sup>19</sup> - 1
1	1	0	2 <sup>20</sup> - 1
1	1	1	2 <sup>21</sup> - 1

To compute WD Time-Out, the following formula is applied:

$$FTime - Out = \frac{F_{osc}}{6 \times 2^{WDX2 \wedge X2} (2^{14} \times 2^{Svalue})}$$

Note: Svalue represents the decimal value of (S2 S1 S0)

The following table outlines the time-out value for  $\mathsf{Fosc}_{\mathsf{XTAL}}$  = 12 MHz in X1 mode

S2	S1	S0	Fosc = 12 MHz	Fosc = 16 MHz	Fosc = 20 MHz
0	0	0	16.38 ms	12.28 ms	9.82 ms
0	0	1	32.77 ms	24.57 ms	19.66 ms
0	1	0	65.54 ms	49.14 ms	39.32 ms
0	1	1	131.07 ms	98.28 ms	78.64 ms
1	0	0	262.14 ms	196.56 ms	157.28 ms
1	0	1	524.29 ms	393.12 ms	314.56 ms
1	1	0	1.05 s	786.24 ms	629.12 ms
1	1	1	2.10 s	1.57 s	1.25 s

Table 52. Time-Out Computation

#### Watchdog Timer During Power-down Mode and Idle

In Power-down mode the oscillator stops, which means the WDT also stops. While in Power-down mode, the user does not need to service the WDT. There are 2 methods of exiting Power-down mode: by a hardware reset or via a level activated external interrupt which is enabled prior to entering Power-down mode. When Power-down is exited with hardware reset, the Watchdog is disabled. Exiting Power-down with an interrupt is significantly different. The interrupt shall be held low long enough for the oscillator to stabilize. When the interrupt is brought high, the interrupt is serviced. To prevent the WDT from resetting the device while the interrupt pin is held low, the WDT is not started until the interrupt is pulled high. It is suggested that the WDT be reset during the interrupt service for the interrupt used to exit Power-down.

To ensure that the WDT does not overflow within a few states of exiting powerdown, it is best to reset the WDT just before entering powerdown.

In the Idle mode, the oscillator continues to run. To prevent the WDT from resetting A/T89C51AC2 while in Idle mode, the user should always set up a timer that will periodically exit Idle, service the WDT, and re-enter Idle mode.

Register

Table 53. WDTPRG Register

WDTPRG (S:A7h)

Watchdog Timer Duration Programming Register

7	6	5	4	3	2	1	0
-	-	-	-	-	S2	S1	S0
Bit Number	Bit Mnemonic	Description					
7	-	<b>Reserved</b> The value rea	ad from this b	it is indetermi	nate. Do not s	et this bit.	
6	-	<b>Reserved</b> The value rea	ad from this b	it is indetermi	nate. Do not s	et this bit.	
5	-	<b>Reserved</b> The value rea	ad from this b	it is indetermi	nate. Do not s	et this bit.	
4	-	<b>Reserved</b> The value rea	ad from this b	it is indetermi	nate. Do not s	et this bit.	
3	-	Reserved The value re-	ad from this b	it is indetermi	nate. Do not s	et this bit.	
2	S2	Watchdog T Work in conj	imer Duratio unction with b	n selection b it 1 and bit 0.	it 2		
1	S1	Watchdog T Work in conj	imer Duratio unction with b	n selection b bit 2 and bit 0.	it 1		
0	S0	Watchdog T Work in conj	imer Duratio unction with b	n selection b bit 1 and bit 2.	it 0		

Reset Value = XXXX X000b





Table 54. WDTRST Register

WDTRST (S:A6h Write only) Watchdog Timer Enable Register

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-
Bit Number	Bit Mnemonic	Description					
7							

Reset Value = 1111 1111b

Note: The WDRST register is used to reset/enable the WDT by writing 1EH then E1H in sequence without instruction between these two sequences.

## Programmable Counter Array (PCA)

The PCA provides more timing capabilities with less CPU intervention than the standard timer/counters. Its advantages include reduced software overhead and improved accuracy. The PCA consists of a dedicated timer/counter which serves as the time base for an array of five compare/capture modules. Its clock input can be programmed to count any of the following signals:

- PCA clock frequency/6 (see "clock" section)
- PCA clock frequency/2
- Timer 0 overflow
- External input on ECI (P1.2)

Each compare/capture modules can be programmed in any one of the following modes:

- rising and/or falling edge capture,
- software timer,
- high-speed output,
- pulse width modulator.

Module 4 can also be programmed as a Watchdog timer. see the "PCA Watchdog Timer" section.

When the compare/capture modules are programmed in capture mode, software timer, or high speed output mode, an interrupt can be generated when the module executes its function. All five modules plus the PCA timer overflow share one interrupt vector.

The PCA timer/counter and compare/capture modules share Port 1 for external I/Os. These pins are listed below. If the port is not used for the PCA, it can still be used for standard I/O.

PCA Component	External I/O Pin
16-bit Counter	P1.2/ECI
16-bit Module 0	P1.3/CEX0
16-bit Module 1	P1.4/CEX1
16-bit Module 2	P1.5/CEX2
16-bit Module 3	P1.6/CEX3
16-bit Module 4	P1.7/CEX4

### **PCA** Timer

The PCA timer is a common time base for all five modules (see Figure 39). The timer count source is determined from the CPS1 and CPS0 bits in the CMOD SFR (see Table 8) and can be programmed to run at:

- 1/6 the PCA clock frequency.
- 1/2 the PCA clock frequency.
- the Timer 0 overflow.
- the input on the ECI pin (P1.2).





#### Figure 39. PCA Timer/Counter



The CMOD register includes three additional bits associated with the PCA.

- The CIDL bit which allows the PCA to stop during idle mode.
- The WDTE bit which enables or disables the Watchdog function on module 4.
- The ECF bit which when set causes an interrupt and the PCA overflow flag CF in CCON register to be set when the PCA timer overflows.

The CCON register contains the run control bit for the PCA and the flags for the PCA timer and each module.

- The CR bit must be set to run the PCA. The PCA is shut off by clearing this bit.
- The CF bit is set when the PCA counter overflows and an interrupt will be generated if the ECF bit in CMOD register is set. The CF bit can only be cleared by software.
- The CCF0:4 bits are the flags for the modules (CCF0 for module0...) and are set by hardware when either a match or a capture occurs. These flags also can be cleared by software.

### PCA Modules Each one

Each one of the five compare/capture modules has six possible functions. It can perform:

- 16-bit Capture, positive-edge triggered
- 16-bit Capture, negative-edge triggered
- 16-bit Capture, both positive and negative-edge triggered
- 16-bit Software Timer
- 16-bit High Speed Output
- 8-bit Pulse Width Modulator.

In addition module 4 can be used as a Watchdog Timer.

Each module in the PCA has a special function register associated with it (CCAPM0 for module 0...). The CCAPM0:4 registers contain the bits that control the mode that each module will operate in.

- The ECCF bit enables the CCF flag in the CCON register to generate an interrupt when a match or compare occurs in the associated module.
- The PWM bit enables the pulse width modulation mode.
- The TOG bit when set causes the CEX output associated with the module to toggle when there is a match between the PCA counter and the module's capture/compare register.
- The match bit MAT when set will cause the CCFn bit in the CCON register to be set when there is a match between the PCA counter and the module's capture/compare register.
- The two bits CAPN and CAPP in CCAPMn register determine the edge that a capture input will be active on. The CAPN bit enables the negative edge, and the CAPP bit enables the positive edge. If both bits are set both edges will be enabled.
- The bit ECOM in CCAPM register when set enables the comparator function.

### **PCA Interrupt**

#### Figure 40. PCA Interrupt System



### **PCA Capture Mode**

To use one of the PCA modules in capture mode either one or both of the CCAPM bits CAPN and CAPP for that module must be set. The external CEX input for the module (on port 1) is sampled for a transition. When a valid transition occurs the PCA hardware loads the value of the PCA counter registers (CH and CL) into the module's capture registers (CCAPnL and CCAPnH). If the CCFn bit for the module in the CCON SFR and the ECCFn bit in the CCAPMn SFR are set then an interrupt will be generated.





#### Figure 41. PCA Capture Mode



### 16-bit Software Timer Mode

The PCA modules can be used as software timers by setting both the ECOM and MAT bits in the modules CCAPMn register. The PCA timer will be compared to the module's capture registers and when a match occurs an interrupt will occur if the CCFn (CCON SFR) and the ECCFn (CCAPMn SFR) bits for the module are both set.

Figure 42. PCA 16-bit Software Timer and High Speed Output Mode



High Speed Output Mode In this mode the CEX output (on port 1) associated with the PCA module will toggle each time a match occurs between the PCA counter and the module's capture registers. To activate this mode the TOG, MAT, and ECOM bits in the module's CCAPMn SFR must be set.





#### **Pulse Width Modulator** Mode

All the PCA modules can be used as PWM outputs. The output frequency depends on the source for the PCA timer. All the modules will have the same output frequency because they all share the PCA timer. The duty cycle of each module is independently variable using the module's capture register CCAPLn. When the value of the PCA CL SFR is less than the value in the module's CCAPLn SFR the output will be low, when it is equal to or greater than it, the output will be high. When CL overflows from FF to 00, CCAPLn is reloaded with the value in CCAPHn. the allows the PWM to be updated without glitches. The PWM and ECOM bits in the module's CCAPMn register must be set to enable the PWM mode.





#### Figure 44. PCA PWM Mode



#### **PCA Watchdog Timer**

An on-board Watchdog timer is available with the PCA to improve system reliability without increasing chip count. Watchdog timers are useful for systems that are sensitive to noise, power glitches, or electrostatic discharge. Module 4 is the only PCA module that can be programmed as a Watchdog. However, this module can still be used for other modes if the Watchdog is not needed. The user pre-loads a 16-bit value in the compare registers. Just like the other compare modes, this 16-bit value is compared to the PCA timer value. If a match is allowed to occur, an internal reset will be generated. This will not cause the RST pin to be driven high.

To hold off the reset, the user has three options:

- · periodically change the compare value so it will never match the PCA timer,
- periodically change the PCA timer value so it will never match the compare values, or
- disable the Watchdog by clearing the WDTE bit before a match occurs and then reenable it.

The first two options are more reliable because the Watchdog timer is never disabled as in the third option. If the program counter ever goes astray, a match will eventually occur and cause an internal reset. If other PCA modules are being used the second option not recommended either. Remember, the PCA timer is the time base for all modules; changing the time base for other modules would not be a good idea. Thus, in most applications the first solution is the best option.

### **PCA Registers**

Table 55. CMOD Register

CMOD (S:D9h) PCA Counter Mode Register

7	6	5	4	3	2	1	0
CIDL	WDTE	-	-	-	CPS1	CPS0	ECF
Bit Number	Bit Mnemonic	Description					
7	CIDL	PCA Counter Clear to let the Set to stop the	er Idle Contro ne PCA run du ne PCA when	I bit uring Idle mod Idle mode is in	e. nvoked.		
6	WDTE	Watchdog T Clear to disa Set to enable	<b>imer Enable</b> ble Watchdog e it.	Timer functio	n on PCA Moo	dule 4,	
5	-	<b>Reserved</b> The value rea	ad from this b	it is indetermir	nate. Do not se	et this bit.	
4	-	<b>Reserved</b> The value rea	ad from this b	it is indetermir	nate. Do not se	et this bit.	
3	-	<b>Reserved</b> The value rea	ad from this b	it is indetermir	nate. Do not se	et this bit.	
2-1	CPS1:0	EWC Count           CPS1         CPS0           0         0           0         1           1         0           1         1	Pulse Select <u>Clock sour</u> Internal Clo Internal Clo Timer 0 ov External cl	bits <u>ce</u> ock, FPca/6 ock, FPca/2 erflow ock at ECI/P1	.2 pin (Max. R	ate = FPca/4)	
0	ECF	Enable PCA Clear to disa Set to enable	<b>Counter Ove</b> ble CF bit in C e CF bit in CC	erflow Interru CCON register ON register to	<b>pt bit</b> to generate a generate an i	n interrupt. nterrupt.	

Reset Value = 00XX X000b





#### Table 56. CCON Register

#### CCON (S:D8h) PCA Counter Control Register

7	6	5	4	3	2	1	0
CF	CR	-	CCF4	CCF3	CCF2	CCF1	CCF0
Bit Number	Bit Mnemonic	Description					
7	CF	PCA Timer/0 Set by hardw interrupt requ Must be clea	Counter Over vare when the uest if the ECI red by softwa	r <b>flow flag</b> PCA Timer/C F bit in CMOD re.	ounter rolls ov register is se	ver. This gene t.	rates a PCA
6	CR	PCA Timer/0 Clear to turn Set to turn th	Counter Run the PCA Time e PCA Timer	<b>Control bit</b> er/Counter off. /Counter on.			
5	-	<b>Reserved</b> The value rea	ad from this b	it is indetermi	nate. Do not s	et this bit.	
4	CCF4	PCA Module Set by hardw interrupt requ Must be clea	• 4 Compare/ vare when a n uest if the EC red by softwa	Capture flag natch or captu CF 4 bit in CC re.	re occurs. Thi APM 4 registe	s generates a अ is set.	PCA
3	CCF3	PCA Module Set by hardw interrupt requ Must be clea	<b>3 Compare</b> / vare when a n uest if the EC red by softwa	Capture flag natch or captu CF 3 bit in CC re.	re occurs. Thi APM 3 registe	s generates a अ is set.	PCA
2	CCF2	PCA Module Set by hardw interrupt requ Must be clea	<b>2 Compare</b> / vare when a n uest if the EC red by softwa	Capture flag natch or captu CF 2 bit in CC re.	re occurs. Thi APM 2 registe	s generates a अ is set.	PCA
1	CCF1	PCA Module Set by hardw interrupt requ Must be clea	• 1 Compare/ vare when a n uest if the ECO red by softwa	Capture flag natch or captu CF 1 bit in CC re.	re occurs. Thi APM 1 registe	s generates a er is set.	PCA
0	CCF0	PCA Module Set by hardw interrupt requ Must be clea	e 0 Compare/ vare when a n uest if the EC0 red by softwa	<b>Capture flag</b> natch or captu CF 0 bit in CC re.	re occurs. Thi APM 0 registe	s generates a er is set.	PCA

Reset Value = 00X0 0000b

#### Table 57. CCAPnH Registers

CCAP0H (S:FAh)
CCAP1H (S:FBh)
CCAP2H (S:FCh)
CCAP3H (S:FDh)
CCAP4H (S:FEh)
PCA High Byte Compare/Capture Module n Register (n=04)

7	6	5	4	3	2	1	0
CCAPnH 7	CCAPnH 6	CCAPnH 5	CCAPnH 4	CCAPnH 3	CCAPnH 2	CCAPnH 1	CCAPnH 0
Bit Number	Bit Mnemonic	Description					
7:0	CCAPnH 7:0	High byte of	EWC-PCA co	mparison or c	apture values		

Reset Value = 0000 0000b

#### Table 58. CCAPnL Registers

CCAP0L (S:EAh) CCAP1L (S:EBh) CCAP2L (S:ECh) CCAP3L (S:EDh) CCAP4L (S:EEh) PCA Low Byte Compare/Capture Module n Register (n=0..4)

7	6	5	4	3	2	1	0
CCAPnL 7	CCAPnL 6	CCAPnL 5	CCAPnL 4	CCAPnL 3	CCAPnL 2	CCAPnL 1	CCAPnL 0
Bit Number	Bit Mnemonic	Description					
7:0	CCAPnL 7:0	Low byte of I	EWC-PCA cor	mparison or ca	apture values		

Reset Value = 0000 0000b





 Table 59.
 CCAPMn Registers

CCAPM0 (S:DAh) CCAPM1 (S:DBh) CCAPM2 (S:DCh) CCAPM3 (S:DDh) CCAPM4 (S:DEh) PCA Compare/Capture Module n Mode registers (n=0..4)

7	6	5	4	3	2	1	0
-	ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn
Bit Number	Bit Mnemonic	Description					
7	-	<b>Reserved</b> The Value re	ad from this b	it is indetermi	nate. Do not s	et this bit.	
6	ECOMn	Enable Com Clear to disa Set to enable The Compar output, the P	pare Mode M ble the Comp e the Compare e function is u ulse Width Mo	lodule x bit are function. e function. sed to implem odulator (PWN	nent the softw 1) and the Wa	are Timer, the tchdog Timer	high-speed (WDT).
5	CAPPn	Capture Mo Clear to disa Set to enable	<b>de (Positive)</b> ble the Captu e the Capture	Module x bit re function trig function trigge	igered by a po ered by a posi	ositive edge o tive edge on (	n CEXx pin. CEXx pin
4	CAPNn	Capture Mo Clear to disa Set to enable	<b>de (Negative</b> ) ble the Captu e the Capture	Module x bit re function trig function trigge	t Igered by a nega ered by a nega	egative edge o ative edge on	on CEXx pin. CEXx pin.
3	MATn	Match Modu Set when a r CCFx bit in C	Ile x bit natch of the P CCON register	CA Counter w r, flagging an i	vith the Comp nterrupt.	are/Capture re	egister sets
2	TOGn	<b>Toggle Mod</b> The toggle m Set when a r toggles the C	ule x bit node is confign natch of the P CEXx pin.	ured by setting CA Counter w	g ECOMx, MA vith the Comp	Tx and TOGx are/Capture re	bits. egister
1	PWMn	Pulse Width Set to config waveform on	Modulation ure the modul CEXx pin.	<b>Module x Mo</b> e x as an 8-bi	<b>de bit</b> t Pulse Width	Modulator wit	th output
0	ECCFn	Enable CCF Clear to disa Set to enable	x Interrupt bi ble CCFx bit i e CCFx bit in (	t n CCON regis CCON registe	ter to generat r to generate	te an interrupt an interrupt re	request. equest.

Reset Value = X000 0000b

#### Table 60. CH Register

CH (S:F9h) PCA Counter Register High Value

7	6	5	4	3	2	1	0
CH 7	CH 6	CH 5	CH 4	CH 3	CH 2	CH 1	CH 0
Bit Number	Bit Mnemonic	Description					

Reset Value = 0000 00000b

#### Table 61. CL Register

CL (S:E9h) PCA counter Register Low Value

7	6	5	4	3	2	1	0
CL 7	CL 6	CL 5	CL 4	CL 3	CL 2	CL 1	CL 0
Bit Number	Bit Mnemonic	Description					
7:0	CL0 7:0	Low byte of 1	Timer/Counter				

Reset Value = 0000 00000b



Analog-to-Digital Converter (ADC)	This section describes the on-chip 10 bit analog-to-digital converter of the A/T89C51AC2. Eight ADC channels are available for sampling of the external sources AN0 to AN7. An analog multiplexer allows the single ADC converter to select one from the 8 ADC channels as ADC input voltage (ADCIN). ADCIN is converted by the 10-bit cascaded potentiometric ADC.				
	Two modes of conversion are available: - Standard conversion (8 bits). - Precision conversion (10 bits).				
	For the precision conversion, set bit PSIDLE in ADCON register and start conversion. The device is in a pseudo-idle mode, the CPU does not run but the peripherals are always running. This mode allows digital noise to be as low as possible, to ensure high precision conversion.				
	For this mode it is necessary to work with end of conversion interrupt, which is the only way to wake the device up.				
	If another interrupt occurs during the precision conversion, it will be served only after this conversion is completed.				
Features	<ul> <li>8 channels with multiplexed inputs</li> <li>10-bit cascaded potentiometric ADC</li> <li>Conversion time 16 micro-seconds (typ.)</li> <li>Zero Error (offset) ± 2 LSB max</li> <li>Positive External Reference Voltage Range (VAREF) 2.4 to 3.0 Volt (typ.)</li> <li>ADCIN Range 0 to 3Volt</li> <li>Integral non-linearity typical 1 LSB, max. 2 LSB</li> <li>Differential non-linearity typical 0.5 LSB, max. 1 LSB</li> <li>Conversion Complete Flag or Conversion Complete Interrupt</li> <li>Selectable ADC Clock</li> </ul>				
ADC Port 1 I/O Functions	Port 1 pins are general I/O that are shared with the ADC channels. The channel select bit in ADCF register define which ADC channel/port1 pin will be used as ADCIN. The remaining ADC channels/port1 pins can be used as general-purpose I/O or as the alternate function that is available.				
	A conversion launched on a channel which are not selected on ADCF register will not have any effect.				
VAREF	VAREF should be connected to a low impedance point and must remain in the range specified in Table 77. If the ADC is not used, it is recommended to connect VAREF to VAGND.				

# A/T89C51AC2

#### Figure 45. ADC Description



Figure 46 shows the timing diagram of a complete conversion. For simplicity, the figure depicts the waveforms in idealized form and do not provide precise timing information. For ADC characteristics and timing parameters refer to the Section "AC Characteristics" of the A/T89C51AC2 datasheet.

#### Figure 46. Timing Diagram



Notes: 1. Tsetup min, see the AC Parameter for A/D conversion.

 Tconv = 11 clock ADC = 1sample and hold + 10 bit conversion The user must ensure that Tsetup time between setting ADEN and the start of the first conversion.





### ADC Converter Operation

A start of single A/D conversion is triggered by setting bit ADSST (ADCON.3).

After completion of the A/D conversion, the ADSST bit is cleared by hardware.

The end-of-conversion flag ADEOC (ADCON.4) is set when the value of conversion is available in ADDH and ADDL, it must be cleared by software. If the bit EADC (IEN1.1) is set, an interrupt occur when flag ADEOC is set (see Figure 48). Clear this flag for rearming the interrupt.

The bits SCH0 to SCH2 in ADCON register are used for the analog input channel selection.  $^{\left( 1\right) }$ 

Note: 1. Always leave Tsetup time before starting a conversion unless ADEN is permanently high. In this case one should wait Tsetup only before the first conversion.

SCH2	SCH1	SCH0	Selected Analog input
0	0	0	AN0
0	0	1	AN1
0	1	0	AN2
0	1	1	AN3
1	0	0	AN4
1	0	1	AN5
1	1	0	AN6
1	1	1	AN7

Table 62.	Selected	Analog	input
-----------	----------	--------	-------

**Voltage Conversion** When the ADCIN is equals to VAREF the ADC converts the signal to 3FFh (full scale). If the input voltage equals VAGND, the ADC converts it to 000h. Input voltage between VAREF and VAGND are a straight-line linear conversion. All other voltages will result in 3FFh if greater than VAREF and 000h if less than VAGND.

Note: ADCIN should not exceed VAREF absolute maximum range (see "Absolute Maximum Ratings" on page 141)

**Clock Selection** The ADC clock is the same as CPU.

The maximum clock frequency is defined in the DC parmeter for A/D converter. A prescaler is featured (ADCCLK) to generate the ADC clock from the oscillator frequency.

if PRS > 0 then  $f_{ADC} = F_{periph} / 2 \times PRS$ 

if PRS = 0 then  $f_{ADC} = F_{periph} / 64$ 







```
// clear the field SCH[2:0]
ADCON and = F8h
// Select the channel
ADCON | = channel
// Start conversion in precision mode
ADCON | = 48h
```

Note: to enable the ADC interrupt: EA = 1

### Registers

#### Table 63. ADCF Register

ADCF (S:F6h) ADC Configuration

7	6	5	4	3	2	1	0	
CH 7	CH 6	CH 5	CH 4	CH 3	CH 2	CH 1	CH 0	
Bit Number	Bit Mnemonic	Description						
7-0	CH 0:7	Channel Co Set to use P Clear to use	n <b>figuration</b> I.x as ADC in P1.x as stand	put. lart I/O port.				

Reset Value = 0000 0000b

#### Table 64. ADCON Register

ADCON (S:F3h) ADC Control Register

7	6	5	4	3	2	1	0	
-	PSIDLE	ADEN	ADEOC	ADSST	SCH2	SCH1	SCH0	
Bit Number	Bit Mnemonic	Description						
7	-							
6	PSIDLE	Pseudo Idle Set to put in Clear to conv	<b>Pseudo Idle Mode (Best Precision)</b> Set to put in idle mode during conversion Clear to convert without idle mode.					
5	ADEN	Enable/Stan Set to enable Clear for Sta	<b>Enable/Standby Mode</b> Set to enable ADC Clear for Standby mode (power dissipation 1 uW).					
4	ADEOC	End Of Con Set by hardw interrupt. Must be clea	End Of Conversion Set by hardware when ADC result is ready to be read. This flag can generate an interrupt. Must be cleared by software.					
3	ADSST	Start and St Set to start a Cleared by h	Start and Status Set to start an A/D conversion. Cleared by hardware after completion of the conversion					
2-0	SCH2:0	Selection of see Table 62	Channel to	Convert				

Reset Value = X000 0000b





Table 65. ADCLK Register

ADCLK (S:F2h) ADC Clock Prescaler

7	6	5	4	3	2	1	0		
-	-	-	PRS 4	PRS 3	PRS 2	PRS 1	PRS 0		
Bit Number	Bit Mnemonic	Description							
7-5	-	<b>Reserved</b> The value re	Reserved The value read from these bits are indeterminate. Do not set these bits.						
4-0	PRS4:0	Clock Presc f <sub>ADC</sub> = fcpu c	a <b>ler</b> lock/ (4 (or 2 i	n X2 mode)* I	PRS)				

Reset Value = XXX0 0000b

### Table 66. ADDH Register

ADDH (S:F5h Read Only) ADC Data High Byte Register

7	6	5	4	3	2	1	0
ADAT 9	ADAT 8	ADAT 7	ADAT 6	ADAT 5	ADAT 4	ADAT 3	ADAT 2
Bit	Bit						
Number	Mnemonic	Description					
7-0	ADAT9:2	ADC result bits 9-2					

Reset Value = 00h

Table 67. ADDL Register

ADDL (S:F4h Read Only) ADC Data Low Byte Register

7	6	5	4	3	2	1	0		
-	-	-	-	-	-	ADAT 1	ADAT 0		
Bit Number	Bit Mnemonic	Description							
7-2	-	<b>Reserved</b> The value rea	Reserved The value read from these bits are indeterminate. Do not set these bits.						
1-0	ADAT1:0	ADC result bits 1-0							

Reset Value = 00h

## **Interrupt System**

### Introduction

The controller has a total of 8 interrupt vectors: two external interrupts (INT0 and INT1), three timer interrupts (Timers 0, 1 and 2), a serial port interrupt, a PCA, a timer overrun interrupt and an ADC. These interrupts are shown below.

#### Figure 49. Interrupt Control System







Each of the interrupt sources can be individually enabled or disabled by setting or clearing a bit in the Interrupt Enable register. This register also contains a global disable bit which must be cleared to disable all the interrupts at the same time.

Each interrupt source can also be individually programmed to one of four priority levels by setting or clearing a bit in the Interrupt Priority registers. The Table below shows the bit values and priority levels associated with each combination.

IPH.x	IPL.x	Interrupt Level Priority
0	0	0 (Lowest)
0	1	1
1	0	2
1	1	3 (Highest)

Table 68. Priority Level Bit Values

A low-priority interrupt can be interrupted by a high priority interrupt but not by another low-priority interrupt. A high-priority interrupt cannot be interrupted by any other interrupt source.

If two interrupt requests of different priority levels are received simultaneously, the request of the higher priority level is serviced. If interrupt requests of the same priority level are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence, see Table 69.

Interrupt Name	Interrupt Address Vector	Priority Number
external interrupt (INT0)	0003h	1
Timer 0 (TF0)	000Bh	2
external interrupt (INT1)	0013h	3
Timer 1 (TF1)	001Bh	4
PCA (CF or CCFn)	0033h	5
UART (RI or TI)	0023h	6
Timer 2 (TF2)	002Bh	7
ADC (ADCI)	0043h	9

Table 69. Interrupt Priority Within level

### Registers

#### Table 70. IEN0 Register

IEN0 (S:A8h) Interrupt Enable Register

7	6	5	4	3	2	1	0		
EA	EC	ET2	ES	ET1	EX1	ET0	EX0		
Bit Number	Bit Mnemonic	Description							
7	EA	Enable All In Clear to disa Set to enable If EA=1, eac clearing its in	inable All Interrupt bit Dear to disable all interrupts. Set to enable all interrupts. EA=1, each interrupt source is individually enabled or disabled by setting or learing its interrupt enable bit.						
6	EC	PCA Interru Clear to disa Set to enable	<b>CA Interrupt Enable</b> Clear to disable the PCA interrupt. Set to enable the PCA interrupt.						
5	ET2	Timer 2 Ove Clear to disa Set to enable	Timer 2 Overflow Interrupt Enable bit Clear to disable Timer 2 overflow interrupt. Set to enable Timer 2 overflow interrupt.						
4	ES	Serial Port I Clear to disa Set to enable	Serial Port Enable bit Clear to disable serial port interrupt. Set to enable serial port interrupt.						
3	ET1	Timer 1 Ove Clear to disa Set to enable	Timer 1 Overflow Interrupt Enable bit Clear to disable timer 1 overflow interrupt. Set to enable timer 1 overflow interrupt.						
2	EX1	External Inte Clear to disa Set to enable	External Interrupt 1 Enable bit Clear to disable external interrupt 1. Set to enable external interrupt 1.						
1	ET0	Timer 0 Ove Clear to disa Set to enable	Timer 0 Overflow Interrupt Enable bit Clear to disable timer 0 overflow interrupt. Set to enable timer 0 overflow interrupt.						
0	EX0	External Internation Clear to disa Set to enable	External Interrupt 0 Enable bit Clear to disable external interrupt 0. Set to enable external interrupt 0.						

Reset Value = 0000 0000b bit addressable





### Table 71. IEN1 Register

IEN1 (S:E8h) Interrupt Enable Register

7	6	5	4	3	2	1	0		
-	-	-	-	-	-	EADC	-		
Bit Number	Bit Mnemonic	Description							
7	-	<b>Reserved</b> The value re	ad from this b	it is indetermi	nate. Do not s	et this bit.			
6	-	<b>Reserved</b> The value re	ad from this b	it is indetermi	nate. Do not s	et this bit.			
5	-	<b>Reserved</b> The value re	ad from this b	it is indetermi	nate. Do not s	et this bit.			
4	-	<b>Reserved</b> The value re	Reserved The value read from this bit is indeterminate. Do not set this bit.						
3	-	<b>Reserved</b> The value re	Reserved The value read from this bit is indeterminate. Do not set this bit.						
2	-	<b>Reserved</b> The value re	Reserved The value read from this bit is indeterminate. Do not set this bit.						
1	EADC	ADC Interru Clear to disa Set to enable	ADC Interrupt Enable bit Clear to disable the ADC interrupt. Set to enable the ADC interrupt.						
0	-	<b>Reserved</b> The value re	ad from this b	it is indetermi	nate. Do not s	et this bit.			

Reset Value = xxxx xx00b bit addressable

### Table 72. IPL0 Register

IPL0 (S:B8h) Interrupt Enable Register

7	6	5	4	3	2	1	0	
-	PPC	PT2	PS	PT1	PX1	PT0	PX0	
Bit Number	Bit Mnemonic	Description						
7	-	<b>Reserved</b> The value re	ad from this b	it is indetermir	nate. Do not s	et this bit.		
6	PPC	PCA Interru Refer to PPC	PCA Interrupt Priority bit Refer to PPCH for priority level					
5	PT2	Timer 2 Ove Refer to PT2	Timer 2 Overflow Interrupt Priority bit Refer to PT2H for priority level.					
4	PS	Serial Port F Refer to PSF	Priority bit I for priority le	vel.				
3	PT1	Timer 1 Ove Refer to PT1	<b>rflow Interru</b> H for priority I	<b>pt Priority bit</b> evel.				
2	PX1	External Internation Refer to PX1	External Interrupt 1 Priority bit Refer to PX1H for priority level.					
1	PT0	Timer 0 Ove Refer to PT0	Timer 0 Overflow Interrupt Priority bit Refer to PT0H for priority level.					
0	PX0	External Internation Refer to PX0	errupt 0 Prior H for priority I	r <b>ity bit</b> evel.				

Reset Value = X000 0000b bit addressable





### Table 73. IPL1 Register

IPL1 (S:F8h) Interrupt Priority Low Register 1

7	6	5	4	3	2	1	0		
-	-	-	-	-	-	PADCL	-		
Bit Number	Bit Mnemonic	Description							
7	-	<b>Reserved</b> The value rea	ad from this b	it is indetermin	nate. Do not s	et this bit.			
6	-	<b>Reserved</b> The value rea	ad from this b	it is indetermi	nate. Do not s	et this bit.			
5	-	<b>Reserved</b> The value rea	Reserved The value read from this bit is indeterminate. Do not set this bit.						
4	-	<b>Reserved</b> The value rea	Reserved The value read from this bit is indeterminate. Do not set this bit.						
3	-	<b>Reserved</b> The value rea	ad from this b	it is indetermi	nate. Do not s	et this bit.			
2	-	<b>Reserved</b> The value rea	Reserved The value read from this bit is indeterminate. Do not set this bit.						
1	PADCL	ADC Interru Refer to PSF	ADC Interrupt Priority Level Less Significant Bit Refer to PSPIH for priority level.						
0	-	<b>Reserved</b> The value rea	ad from this b	it is indetermin	nate. Do not s	et this bit.			

Reset Value = XXXX XX0Xb bit addressable

#### Table 74. IPH0 Register

IPH0 (B7h) Interrupt High Priority Register

7	6	5	4	3	2	1	0
-	РРСН	PT2H	PSH	PT1H	PX1H	РТОН	PX0H
Bit Number	Bit Mnemonic	Description					
7	-	<b>Reserved</b> The value re	ad from this b	it is indetermir	nate. Do not se	et this bit.	
6	РРСН	PCA Interru           PPCH         P           0         0           0         1           1         0           1         1	<b>pt Priority Le</b> <u>PC Priorit</u> Lowes Highe	<b>vel Most Sigi</b> <u>ty level</u> st st priority	nificant bit		
5	PT2H	Timer 2 Ove           PT2H         P           0         0           1         0           1         1	e <b>rflow Interru</b> <u>T2 Priorit</u> Lowe: Highe	<b>pt High Prior</b> i <u>ty Level</u> st ∘st	ity bit		
4	PSH	Serial Port I           PSH         P           0         0           0         1           1         0           1         1	High Priority S <u>Priorit</u> Lowe: Highe	<b>bit</b> <u>ty Level</u> st ⊳st			
3	PT1H	Timer 1 Ove           PT1H         P           0         0           0         1           1         0           1         1	e <b>rflow Interru</b> <u>T1 Priorit</u> Lowe: Highe	<b>pt High Prior</b> i <u>y Level</u> st ∘st	ity bit		
2	PX1H	External Int           PX1H         P           0         0           0         1           1         0           1         1	errupt 1 High <u>X1 Priorit</u> Lowes Highe	<b>Priority bit</b> t <u>y Level</u> st			
1	РТОН	Timer 0 Ove           PTOH         P           0         0           0         1           1         0           1         1	e <b>rflow Interru</b> <u>T0 Priorit</u> Lowes Highe	<b>pt High Prior</b> i <u>ty Level</u> st est	ity bit		
0	РХОН	External Intr           PX0H         P           0         0           0         1           1         0           1         1	errupt 0 high <u>X0 Priorit</u> Lowe: Highe	<b>priority bit</b> <u>y Level</u> st st			

Reset Value = X000 0000b





#### Table 75. IPH1 Register

IPH1 (S:F7h) Interrupt High Priority Register 1

7	6	5	4	3	2	1	0		
-	-	-	-	-	-	PADCH	-		
Bit Number	Bit Mnemonic	Description							
7	-	<b>Reserved</b> The value re	ad from this b	it is indeterm	inate. Do not s	set this bit.			
6	-	<b>Reserved</b> The value re	ad from this b	it is indeterm	inate. Do not s	set this bit.			
5	-	<b>Reserved</b> The value re	ad from this b	it is indeterm	inate. Do not s	set this bit.			
4	-	<b>Reserved</b> The value re	ad from this b	it is indeterm	inate. Do not s	set this bit.			
3	-	<b>Reserved</b> The value re	ad from this b	it is indeterm	inate. Do not s	set this bit.			
2	-	<b>Reserved</b> The value re	ad from this b	it is indeterm	inate. Do not s	set this bit.			
1	PADCH	ADC Interru           PADCH PAD           0         0           0         1           1         0           1         1	ADC Interrupt Priority Level Most Significant bit         PADCH       PADCL       Priority level         0       0       Lowest         0       1       1         1       0       1         1       1       Highest						
0	-	<b>Reserved</b> The value re	ad from this b	it is indeterm	inate. Do not s	set this bit.			

Reset Value = XXXX X000b

# **Electrical Characteristics**

## Absolute Maximum Ratings\*

Ambiant Temperature Under Bias:	*NOTICE:
I = industrial40°C to 85°C	
Storage Temperature65°C to + 150°C	
Voltage on $V_{CC}$ from $V_{SS}$ 0.5V to + 6V	
Voltage on Any Pin from $V_{SS}$ -0.5V to $V_{CC}$ + 0.2V	
Power Dissipation1W	

**DC Parameters for Standard Voltage** 

TA = -40°C to +85°C;  $V_{SS} = 0V$ ;  $V_{CC} = 3V$  to 5.5V; F = 0 to 40 MHz

Stresses at or above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability. The power dissipation is based on the maximum allowable die temperature and the thermal resistance of the package.

lable 76.	DC Parameters in Standard Voltage					
Symbol	Parameter	Min	<b>Тур</b> <sup>(5)</sup>	Max	Unit	Test Conditions
V <sub>IL</sub>	Input Low Voltage	-0.5		0.2Vcc - 0.1	V	
V <sub>IH</sub>	Input High Voltage except XTAL1, RST	0.2 V <sub>CC</sub> + 0.9		V <sub>CC</sub> + 0.5	V	
V <sub>IH1</sub>	Input High Voltage, XTAL1, RST	0.7 V <sub>CC</sub>		V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage, ports 1, 2, 3 and $4^{(6)}$			0.3 0.45 1.0	> > >	$\begin{split} I_{OL} &= 100 \; \mu A^{(4)} \\ I_{OL} &= 1.6 \; m A^{(4)} \\ I_{OL} &= 3.5 \; m A^{(4)} \end{split}$
V <sub>OL1</sub>	Output Low Voltage, port 0, ALE, PSEN <sup>(6)</sup>			0.3 0.45 1.0	> > >	$\begin{split} I_{OL} &= 200 \; \mu A^{(4)} \\ I_{OL} &= 3.2 \; m A^{(4)} \\ I_{OL} &= 7.0 \; m A^{(4)} \end{split}$
V <sub>OH</sub>	Output High Voltage, ports 1, 2, 3, 4 and 5	V <sub>CC</sub> - 0.3 V <sub>CC</sub> - 0.7 V <sub>CC</sub> - 1.5			> > >	I <sub>OH</sub> = -10 μA I <sub>OH</sub> = -30 μA I <sub>OH</sub> = -60 μA
V <sub>OH1</sub>	Output High Voltage, port 0, ALE, PSEN	V <sub>CC</sub> - 0.3 V <sub>CC</sub> - 0.7 V <sub>CC</sub> - 1.5			V V V	I <sub>OH</sub> = -200 μA I <sub>OH</sub> = -3.2 mA I <sub>OH</sub> = -7.0 mA
R <sub>RST</sub>	RST Pulldown Resistor	20	40	200	kΩ	
I <sub>IL</sub>	Logical 0 Input Current ports 1, 2, 3 and 4			-50	μA	Vin = 0.45V
ILI	Input Leakage Current			±10	μA	0.45V < Vin < V <sub>CC</sub>
I <sub>TL</sub>	Logical 1 to 0 Transition Current, ports 1, 2, 3 and 4			-650	μA	Vin = 2.0V
C <sub>IO</sub>	Capacitance of I/O Buffer			10	pF	Fc = 1 MHz TA = 25°C
I <sub>PD</sub>	Power-down Current		160	350	μA	$3V < V_{CC} < 5.5V^{(3)}$
I <sub>cc</sub>	Power Supply Current	I <sub>CCOP</sub> = ICC_FLASH_WI I <sub>CCIDLE</sub> =	0.7 Freq (MHz) RITE <sup>(7)</sup> =0.4 Fre = 0.6 Freq (MHz		$3V < V_{CC} < 5.5V^{(1)(2)}$	





- Notes: 1. Operating I<sub>CC</sub> is measured with all output pins disconnected; XTAL1 driven with  $T_{CLCH}$ ,  $T_{CHCL} = 5$  ns (see Figure 53.),  $V_{IL} = V_{SS} + 0.5V$ ,  $V_{IH} = V_{CC} 0.5V$ ; XTAL2 N.C.; EA = RST = Port 0 =  $V_{CC}$ . I<sub>CC</sub> would be slightly higher
  - if a crystal oscillator used (see Figure 50.). 2. Idle I<sub>CC</sub> is measured with all output pins disconnected; XTAL1 driven with T<sub>CLCH</sub>,  $T_{CHCL} = 5 \text{ ns}, V_{IL} = V_{SS} + 0.5V, V_{IH} = V_{CC} - 0.5V$ ; XTAL2 N.C; Port 0 =  $V_{CC}$ ;  $\overline{EA} = RST$ =  $V_{SS}$  (see Figure 51.).
  - 3. Power-down  $I_{CC}$  is measured with all output pins disconnected;  $\overline{EA} = V_{CC}$ , PORT 0 =  $V_{CC}$ ; XTAL2 NC.; RST =  $V_{SS}$  (see Figure 52.). In addition, the WDT must be inactive and the POF flag must be set.
  - 4. Capacitance loading on Ports 0 and 2 may cause spurious noise pulses to be superimposed on the V<sub>OL</sub>s of ALE and Ports 1 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make 1 to 0 transitions during bus operation. In the worst cases (capacitive loading 100pF), the noise pulse on the ALE line may exceed 0.45V with maxi V<sub>OL</sub> peak 0.6V. A Schmitt Trigger use is not necessary.
  - 5. Typicals are based on a limited number of samples and are not guaranteed. The values listed are at room temperature.
  - Under steady state (non-transient) conditions, I<sub>OL</sub> must be externally limited as follows:

Maximum  $I_{OL}$  per port pin: 10 mA

Maximum I<sub>OL</sub> per 8-bit port: Port 0: 26 mA

Ports 1, 2 and 3: 15 mA

Maximum total I<sub>OL</sub> for all output pins: 71 mA

If I<sub>OL</sub> exceeds the test condition, V<sub>OL</sub> may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

7. ICC\_FLASH\_WRITE operating current while a Flash block write is on going.

Figure 50. I<sub>CC</sub> Test Condition, Active Mode



All other pins are disconnected.

Figure 51.  $I_{\text{CC}}$  Test Condition, Idle Mode



All other pins are disconnected.





All other pins are disconnected.









### **DC** Parameters for A/D Converter

Symbol	Parameter	Min	Typ <sup>(1)</sup>	Мах	Unit	Test Conditions
AVin	Analog input voltage	Vss- 0.2		Vref + 0.2	V	
Rref <sup>(2)</sup>	Resistance between Vref and Vss	12	16	24	kΩ	
Vref	Reference voltage	2.40		3.00	V	
Cai	Analog input Capacitance		60		pF	During sampling
Rai	Analog input Resistor			400	Ω	During sampling
INL	Integral non linearity		1	2	lsb	
DNL	Differential non linearity		0.5	1	lsb	
OE	Offset error	-2		2	lsb	

Notes: 1. Typicals are based on a limited number of samples and are not guaranteed.

2. With ADC enabled.

### **AC Parameters**

**Symbols** 

Explanation of the AC Each timing symbol has 5 characters. The first character is always a "T" (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

Example:  $T_{AVLL}$  = Time for Add<u>ress Valid</u> to ALE Low.

 $T_{LLPL}$  = Time for ALE Low to PSEN Low.

TA = -40°C to +85°C;  $V_{SS} = 0V$ ;  $V_{CC} = 5V \pm 10\%$ ; F = 0 to 40 MHz.

TA = -40°C to +85°C; V\_{SS} = 0V; V\_{CC} = 5V \pm 10\%.

(Load Capacitance for port 0, ALE and PSEN = 60 pF; Load Capacitance for all other outputs = 60 pF.)

Table 78, Table 81 and Table 84 give the description of each AC symbols.

Table 79, Table 83 and Table 85 give for each range the AC parameter.

Table 80, Table 83 and Table 86 give the frequency derating formula of the AC parameter for each speed range description. To calculate each AC symbols: Take the x value and use this value in the formula.

Example: T<sub>LLIV</sub> and 20 MHz, Standard clock.

x = 30 nsT = 50 ns $T_{CCIV} = 4T - x = 170 \text{ ns}$ 

#### External Program Memory Characteristics

#### Table 78. Symbol Description

Symbol	Parameter
Т	Oscillator clock period
T <sub>LHLL</sub>	ALE pulse width
T <sub>AVLL</sub>	Address Valid to ALE
T <sub>LLAX</sub>	Address Hold After ALE
T <sub>LLIV</sub>	ALE to Valid Instruction In
T <sub>LLPL</sub>	ALE to PSEN
T <sub>PLPH</sub>	PSEN Pulse Width
T <sub>PLIV</sub>	PSEN to Valid Instruction In
T <sub>PXIX</sub>	Input Instruction Hold After PSEN
T <sub>PXIZ</sub>	Input Instruction Float After PSEN
T <sub>AVIV</sub>	Address to Valid Instruction In
T <sub>PLAZ</sub>	PSEN Low to Address Float

#### Table 79. AC Parameters for a Fix Clock (F = 40 MHz)

Symbol	Min	Мах	Units
Т	25		ns
T <sub>LHLL</sub>	40		ns
T <sub>AVLL</sub>	10		ns
T <sub>LLAX</sub>	10		ns
T <sub>LLIV</sub>		70	ns
T <sub>LLPL</sub>	15		ns
T <sub>PLPH</sub>	55		ns
T <sub>PLIV</sub>		35	ns
T <sub>PXIX</sub>	0		ns
T <sub>PXIZ</sub>		18	ns
T <sub>AVIV</sub>		85	ns
T <sub>PLAZ</sub>		10	ns





Symbol	Туре	Standard Clock	X2 Clock	X parameter	Units
T <sub>LHLL</sub>	Min	2 T - x	T - x	10	ns
T <sub>AVLL</sub>	Min	T - x	0.5 T - x	15	ns
T <sub>LLAX</sub>	Min	T - x	0.5 T - x	15	ns
T <sub>LLIV</sub>	Max	4 T - x	2 T - x	30	ns
T <sub>LLPL</sub>	Min	T - x	0.5 T - x	10	ns
T <sub>PLPH</sub>	Min	3 T - x	1.5 T - x	20	ns
T <sub>PLIV</sub>	Max	3 T - x	1.5 T - x	40	ns
T <sub>PXIX</sub>	Min	х	х	0	ns
T <sub>PXIZ</sub>	Max	T - x	0.5 T - x	7	ns
T <sub>AVIV</sub>	Max	5 T - x	2.5 T - x	40	ns
T <sub>PLAZ</sub>	Max	х	х	10	ns

Table 80. AC Parameters for a Variable Clock

### **External Program Memory Read Cycle**



#### External Data Memory Characteristics

#### Table 81. Symbol Description

Symbol	Parameter
T <sub>RLRH</sub>	RD Pulse Width
T <sub>WLWH</sub>	WR Pulse Width
T <sub>RLDV</sub>	RD to Valid Data In
T <sub>RHDX</sub>	Data Hold After RD
T <sub>RHDZ</sub>	Data Float After RD
T <sub>LLDV</sub>	ALE to Valid Data In
T <sub>AVDV</sub>	Address to Valid Data In
T <sub>LLWL</sub>	ALE to WR or RD
T <sub>AVWL</sub>	Address to WR or RD
T <sub>QVWX</sub>	Data Valid to WR Transition
Τ <sub>QVWH</sub>	Data set-up to WR High
T <sub>WHQX</sub>	Data Hold After WR
T <sub>RLAZ</sub>	RD Low to Address Float
T <sub>WHLH</sub>	RD or WR High to ALE high

#### Table 82. AC Parameters for a Variable Clock (F = 40 MHz)

Symbol	Min	Мах	Units
T <sub>RLRH</sub>	130		ns
T <sub>WLWH</sub>	130		ns
T <sub>RLDV</sub>		100	ns
T <sub>RHDX</sub>	0		ns
T <sub>RHDZ</sub>		30	ns
T <sub>LLDV</sub>		160	ns
T <sub>AVDV</sub>		165	ns
T <sub>LLWL</sub>	50	100	ns
T <sub>AVWL</sub>	75		ns
T <sub>QVWX</sub>	10		ns
T <sub>QVWH</sub>	160		ns
T <sub>WHQX</sub>	15		ns
T <sub>RLAZ</sub>		0	ns
T <sub>WHLH</sub>	10	40	ns




Symbol	Туре	Standard Clock	X2 Clock	X parameter	Units
T <sub>RLRH</sub>	Min	6 T - x	3 T - x	20	ns
T <sub>WLWH</sub>	Min	6 T - x	3 T - x	20	ns
T <sub>RLDV</sub>	Max	5 T - x	2.5 T - x	25	ns
T <sub>RHDX</sub>	Min	х	x	0	ns
T <sub>RHDZ</sub>	Max	2 T - x	T - x	20	ns
T <sub>LLDV</sub>	Max	8 T - x	4T -x	40	ns
T <sub>AVDV</sub>	Max	9 T - x	4.5 T - x	60	ns
T <sub>LLWL</sub>	Min	3 T - x	1.5 T - x	25	ns
T <sub>LLWL</sub>	Max	3 T + x	1.5 T + x	25	ns
T <sub>AVWL</sub>	Min	4 T - x	2 T - x	25	ns
T <sub>QVWX</sub>	Min	T - x	0.5 T - x	15	ns
Т <sub>QVWH</sub>	Min	7 T - x	3.5 T - x	25	ns
T <sub>WHQX</sub>	Min	T - x	0.5 T - x	10	ns
T <sub>RLAZ</sub>	Max	х	х	0	ns
T <sub>WHLH</sub>	Min	T - x	0.5 T - x	15	ns
T <sub>WHLH</sub>	Max	T + x	0.5 T + x	15	ns

Table 83. AC Parameters for a Variable Clock

### **External Data Memory Write Cycle**



### **External Data Memory Read Cycle**



### Serial Port Timing – Shift Register Mode

Table 84. Symbol Description (F = 40 MHz)

Symbol	Parameter
T <sub>XLXL</sub>	Serial port clock cycle time
T <sub>QVHX</sub>	Output data set-up to clock rising edge
T <sub>XHQX</sub>	Output data hold after clock rising edge
T <sub>XHDX</sub>	Input data hold after clock rising edge
T <sub>XHDV</sub>	Clock rising edge to input data valid





Table 85.	<b>AC</b> Parameters	for a Fix Clo	ock ( $F = 40 \text{ MHz}$ )
-----------	----------------------	---------------	------------------------------

Symbol	Min	Мах	Units
T <sub>XLXL</sub>	300		ns
T <sub>QVHX</sub>	200		ns
T <sub>XHQX</sub>	30		ns
T <sub>XHDX</sub>	0		ns
T <sub>XHDV</sub>		117	ns

### **Table 86.** AC Parameters for a Variable Clock

Symbol	Туре	Standard Clock	X2 Clock	X parameter for -M range	Units
T <sub>XLXL</sub>	Min	12 T	6 T		ns
T <sub>QVHX</sub>	Min	10 T - x	5 T - x	50	ns
T <sub>XHQX</sub>	Min	2 T - x	T - x	20	ns
T <sub>XHDX</sub>	Min	х	х	0	ns
T <sub>XHDV</sub>	Max	10 T - x	5 T- x	133	ns

# Shift Register Timing Waveforms



### External Clock Drive Characteristics (XTAL1)

### Table 87. AC Parameters

Symbol	Parameter	Min	Мах	Units
T <sub>CLCL</sub>	Oscillator Period	25		ns
T <sub>CHCX</sub>	High Time	5		ns
T <sub>CLCX</sub>	Low Time	5		ns
T <sub>CLCH</sub>	Rise Time		5	ns
T <sub>CHCL</sub>	Fall Time		5	ns
T <sub>CHCX</sub> /T <sub>CLCX</sub>	Cyclic ratio in X2 mode	40	60	%

# A/T89C51AC2

### **External Clock Drive** Waveforms

**AC Testing Input/Output** 

Waveforms



INPUT/OUTPUT



AC inputs during testing are driven at V<sub>CC</sub> - 0.5 for a logic "1" and 0.45V for a logic "0". Timing measurement are made at V<sub>IH</sub> min for a logic "1" and V<sub>IL</sub> max for a logic "0".

**Float Waveforms** 



For timing purposes as port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV change from the loaded  $V_{OH}/V_{OL}$  level occurs.  $I_{OL}/I_{OH} \ge \pm 20$  mA.







This diagram indicates when signals are clocked internally. The time it takes the signals to propagate to the pins, however, ranges from 25 to 125 ns. This propagation delay is dependent on variables such as temperature and pin loading. Propagation also varies from output to output and component. Typically though ( $T_A=25^{\circ}C$  fully loaded) RD and WR propagation delays are approximately 50ns. The other signals are typically 85 ns. Propagation delays are incorporated in the AC specifications.

# A/T89C51AC2

### Flash/EEPROM Memory

### Table 88. Timing Symbol Definitions

Signals			
S (Hardware condition)	PSEN#,EA		
R	RST		
В	FBUSY flag		

Conditions				
L	Low			
V	Valid			
х	No Longer Valid			

### Table 89. Memory AC Timing

VDD = 5V ± 10%, TA = -40 to +85°C

Symbol	Parameter	Min	Тур	Max	Unit
T <sub>SVRL</sub>	Input PSEN# Valid to RST Edge	50			ns
T <sub>RLSX</sub>	Input PSEN# Hold after RST Edge	50			ns
T <sub>BHBL</sub>	Flash/EPROM Internal Busy (Programming) Time		10		ms
N <sub>FCY</sub>	Number of Flash/EEPROM Erase/Write Cycles	100 000			cycles
T <sub>FDR</sub>	Flash/EEPROM Data Retention Time	10			years

### Figure 54. Flash Memory – ISP Waveforms



### Figure 55. Flash Memory – Internal Busy Waveforms



### A/D Converter

### Table 90. AC Parameters for A/D Conversion

Symbol	Parameter	Min	Тур	Max	Unit
T <sub>SETUP</sub>		4			μs
ADC Clock Frequency			700		KHz





## **Ordering Information**

### Table 91. Possible Order Entries

Part Number	Supply Voltage	Temperature Range	Max Frequency	Package	Packing	
T89C51AC2-RLTIM	OBSOLETE					
T89C51AC2-SLSIM						
AT89C51AC2-RLTUM	2)/ to 5 5)/ + 10%	Industrial & Groop		VQFP44	Tray	
AT89C51AC2-SLSUM	3V 10 5.5V <u>+</u> 10%	industrial & Green	40 MHz	Industrial & Green 40 MHz	PLCC44	Stick

## Package Drawings

### VQFP44







### PLCC44



	٨	1M ·	ΙN	СН
A	4. 20	4. 57	. 165	. 180
A1	2. 29	3.04	. 090	. 120
D	17.40	17.65	. 685	. 695
D1	16.44	16.66	. 647	. 656
D2	14.99	16.00	. 590	. 630
E	17.40	17.65	. 685	. 695
E1	16.44	16.66	. 647	. 656
E5	14.99	16.00	. 590	. 630
e	1.27	BSC	.050	BSC
G	1.07	1.22	. 042	. 048
н	1.07	1.42	. 042	. 056
J	0.51	-	. 020	-
К	0.33	0.53	. 013	. 021
Nd	1	1	1	1
Ne	1	1	1	1
P	KG STD	00		

## Datasheet Change Log for A/T89C51AC2

Changes from 4127D -02/03 to 4127E - 01/05

- 1. Changed value of IPDMAX to 400, Section "Electrical Characteristics", page 101.
- 2. PCA, CPS0, register correction, Section "PCA Registers", page 81.
- 3. Cross Memory section added. Section "Operation Cross Memory Access", page 44.
- Changes from 4127E 01/05 to 4127F 03/05
- 1. Changed product part number from "T89C51AC2" to "A/T89C51AC2".
- 2. Added "Green" product ordering information.
- 3. Clarification to Mode Switching Waveform diagrams. See page page 16.

Changes from 4127F - 03/05 to 4127G - 05/06

1. Minor corrections throughout the document.

Changes from 4127G - 05/06 to 4127H - 02/08

1. Removal of non-green part numbers from ordering information.



## **Table of Contents**

Features	. 1
Description	. 1
Block Diagram	. 2
Pin Configuration	. 3
I/O Configurations	6
Port 1, Port 3 and Port 4	6
Port 0 and Port 2	6
Read-Modify-Write Instructions	7
Quasi-Bidirectional Port Operation	8
SFR Mapping	10
Clock	14
Description	14
Register	17
Power Management	18
Reset Pin	18
At Power-up (Cold Reset)	18
Reset Recommendation to Prevent Flash Corruption	19
Idle Mode	19
Power-down Mode	20
Registers	22
Data Memory	23
Internal Space	24
External Space	25
Dual Data Pointer	27
Registers	28
EEPROM Data Memory	30
Write Data in the Column Latches	30
Programming	30
Read Data	30
Examples	31
Registers	32
Program/Code Memory	33
External Code Memory Access	34
Flash Memory Architecture	35
Overview of FM0 Operations	37

i

# A/T89C51AC2

Registers	43
Operation Cross Memory Access	44
Sharing Instructions	45
In-System Programming (ISP)	47
Flash Programming and Erasure	47
Boot Process	48
Application Programming Interface	49
XROW Bytes	49
Hardware Security Byte	50
Serial I/O Port	51
Framing Error Detection	51
Automatic Address Recognition	52
Given Address	53
Broadcast Address	53
Registers	54
Timers/Counters	57
Timer/Counter Operations	57
Timer 0	57
Timer 1	60
Interrupt	60
Registers	62
Timer 2	66
Auto-Reload Mode	66
Programmable Clock-Output	67
Registers	68
Watchdog Timer	71
Watchdog Programming	72
Watchdog Timer During Power-down Mode and Idle	73
Programmable Counter Array (PCA)	75
PCA Timer	75
PCA Modules	76
PCA Interrupt	77
PCA Capture Mode	77
16-bit Software Timer Mode	78
High Speed Output Mode	79
Pulse Width Modulator Mode	79
PCA Watchdog Timer	80
PCA Registers	81





Analog-to-Digital Converter (ADC)	36
Features	36
ADC Port 1 I/O Functions	36
٧AREF ٤	36
ADC Converter Operation	38
Voltage Conversion	38
Clock Selection	38
ADC Standby Mode 8	39
IT ADC Management	39
Routines examples	39
Registers	<b>9</b> 1
Interrupt System	<del>)</del> 3
Introduction	93
Registers 9	<del>)</del> 5
Electrical Characteristics 10	)1
Absolute Maximum Ratings* 10	)1
DC Parameters for Standard Voltage 10	)1
DC Parameters for A/D Converter 10	)4
AC Parameters 10	)4
Ordering Information 11	14
Package Drawings	15
VOFP44 11	15
PLCC44	16
Datasheet Change Log for A/T89C51AC2 11	17
Changes from 4127D - 02/03 to 4127E - 01/05 11	17
Changes from 4127E - 01/05 to 4127F - 03/05 11	17
Changes from 4127F - 03/05 to 4127G - 05/06 11	17
Changes from 4127G - 05/06 to 4127H - 02/08 11	17



### **Atmel Corporation**

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

### **Regional Headquarters**

#### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

#### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

### **Atmel Operations**

*Memory* 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

### Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743 **RF**/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

*Literature Requests* www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically providedotherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, or warranted for use as components in applications intended to support or sustain life.

© Atmel Corporation 2008. All rights reserved. Atmel<sup>®</sup>, logo and combinations thereof, and Everywhere You Are<sup>®</sup> are the trademarks or registered trademarks, of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

