

EN: This Datasheet is presented by the manufacturer.

Please visit our website for pricing and availability at www.hestore.hu.



CMOS BCD-to-Seven-Segment Latch/Decoder/Driver For Liquid-Crystal Displays


High-Voltage Types (20-Volt Rating)

Features:

- Display blanking of all illegal input combinations
- Latch storage of code
- Capability of driving two low power TTL loads, two HTL loads, or one low power Schottky load over the full rated-temperature range
- Pin-for-pin replacement for the CD4056B (with pin 7 tied to VSS)
- Direct LED driving capability

■ CD4543B is a BCD-to-seven segment latch/decoder/driver designed primarily for liquid-crystal display (LCD) applications. It is also capable of driving light emitting diode (LED), incandescent, gas-discharge, and fluorescent displays. This device is functionally similar to and serves as direct replacement for the CD4056B when pin 7 is connected to Vss. It differs from the CD4056B in that it has a display blanking capability instead of a level-shifting function and requires only one power supply. When the CD4056B is used in the level shifting mode, two power supplies are required. When the CD4543B is used for LCD applications, a square wave must be applied to the PHASE input and the backplane of the LCD device. For LED applications a logic 1 is required at the PHASE input for common-cathode devices; a logic 0 is required for commonanode devices (see truth table).

The CD4543B is supplied in hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).



- 100% tested for guiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range)= 1 V at V_{DD}=5 V
 2 V at V_{DD}=10 V
 2.5 V at V_{DD}=15 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

Applications:

- Instrument display driver
- Dashboard display driver
- Computer/calculator display driver
- Timing device driver (clocks, watches, timers)

MAXIMUM RATINGS, Absolute-Maximum Values:	
DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to VSS Terminal)	0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	0.5V to V _{DD} +0.5V
DC INPUT CURRENT, ANY ONE INPUT	,±10mA
POWER DISSIPATION PER PACKAGE (PD):	
For T _A = -55°C to +100°C	500mW
For T _A = +100°C to +125°C	Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	100mW
OPERATING-TEMPERATURE RANGE (TA)	55°C to +125°C
STORAGE TEMPERATURE RANGE (T _{stg})	65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ inch $(1.59 \pm 0.79$ mm) from case for 10s max	+265°C





Fig. 1 - BCD-to-seven-segment latch/decoder/driver CD4543B logic circuit diagram.


RECOMMENDED OPERATING CONDITIONS at TA=25°C, Unless Otherwise Specified
For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

		LII				
CHARACTERISTIC	V _{DD} (V)	MIN.	TYP.	UNITS		
Supply-Voltage Range (For TA=Full Package-Temperature Range)	-	3	MIN. TYP. 3 18 250 125 100 50 80 40 60 15 20 -5 10 -5			
	5	250	125			
Latch Disable Pulse Width twH	10	100	50			
	15	80	40	1		
	5	60	15	1		
Minimum Data Setup Time tşu	10	20	-5	ns		
	15	10	-5	j		
	5	25	-5]		
Minimum Data Hold Time t _H	10	20	10			
	15	20	10			

STATIC ELECTRICAL CHARACTERISTICS

CHARAG	and the second s	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)							
CHARAC-	#	٧o	VIN	V _{DD}			Ι	1	+25			UNITS
	* **	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.	1
Quiescent			0, 5	5	5	5	150	150	-	0.04	5	;
Device	er eng grafi menger ar en en a	<u></u>	0,10	10	10	10	300	300		0.04	10	μΑ
Current	IDD	12.1	0,15	15	20	20	600	600		0.04	20	
Max.		_	0,20	20	100	100	3000	3000		0.08	100	
Output Low (Sink)		0.4	0, 5	5	0.64	0.61	0.42	0.36	0.51	1	_	
Current	la.	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	_	
Min.	IOL	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8		
Output High		4.6	0, 5	. 5	-0.46	-0.44	-0.30	-0.26	-0.37	-0.75	1, 1, 1	mA
(Source)		2.5	0, 5	5	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6		
Current	IOH.	9.5	0,10	10	-0.98	-0.92	-0.68	-0.55	-0.8	-1.6		
Min.		13.5	0,15,	15	-3.33	-3.18	-2.2	-1.9	-2.7	-5.4 °		L
Output Voltage:		1	0, 5	5		0.	05			0	0.05	
Low-Level	VOL		0,10	10		0.	05		_	0	0.05	
Max.		+	0,15	15		0.	05		_	0	0.05	V
Output Voltage:		1	0, 5	5		4.	95		4.95	5		
High-Level	Voн		0,10	10	141	9.	95 .	3	9.95	10		
Min.		_	0,15	15	·	14.95				15	_]
Input Low		0.5,4.5	. —.:	5		1.	.5	* *;		_	1.5	
Voltage	۷ĮL	1, 9	<u> 2 – </u>	10	•	3	3		-		3	
, Max.		1.5,13.5	_	15	-	4	1 .		-	_	4	
Input High		0.5,4.5	. —	5		3.	.5		3.5	_		٧
Voltage	VIH	1, 9	· —	10	* -	. 7	7		7			
Min.		1.5,13.5	7	15	11				11	_	_	
Input Current Max.	JIN	_	0,18	18	±0.1	±0.1	±1	±1	€ 7 5	±10 ⁻⁵	±0.1	μΑ








Fig. 3 - Minimum output high (source) current characteristics.

DYNAMIC ELECTRICAL CHARACTERISTICS at TA=25°C; CL=50 pF, input tr,tr=20 ns, RL=200 kΩ

CHARACTERIST	IC	TEST CONDITIONS		LIMITS All Packages				
		V _{DD} (V)	MIN.	TYP.	MAX.			
Propagation Delay Time	tPHL	5	_	600	1200			
		10	-	200	400			
		15		150	300			
		5	_	500	1000			
	t _{PLH}	10	-	200	400			
- · ·		15		150	300			
,		5	-	180	360			
Transition Time	THL	10	-	90	180			
••		15	· . —	65	130			
		5		180	360	ns		
	^t TLH	10	_	90	90 180			
		15		65	130			
		5	250	125	_			
Latch Disable Pulse Width	twH	- 10	100	50	_			
		15	80	40	–			
		5	60	15				
Address Setup Time	tsu	10	20	-5				
·		15	10	- 5				
Address Hold Time		5	25	-5	_			
	tH	10	20	10	_			
		15	20	10				
Input Capacitance	CIN	Any Input		5	7.5	pF		




Fig. 4 - BCD-to-seven-segment latch/decoder/driver functional diagram.




Fig. 5 - Typical output low (sink) current characteristics.




Fig. 6 - Minimum output low (sink) current characteristics.

TRUTH TABLE FOR CD4543B

	INPUT CODE OUTPUT STATE									OUTPUT STATE							
LD	BI	Ph*	D	C	В	A	. a	b	С	d	•	f	9	DISPLAY			
х	1	0	х	х	×	×	0 -	O	0	 O	0	0	0	CHAR- ACTER			
1	0	0	0	0	0	0	1	1	. 1	1	1	1	0				
1	0	0	0	0	0	1	0	1	- 1	0.	0	0	0	1			
1	0	0	0	0	1	0.	1	1	0	_1 :	1	0	1	2			
1	0	0	0	0	1	1	1	1.	1	1	0	0	1				
1	0	0	0	⊊ 1 4	0	0	0	1	1.	Q	0	× 1	1	4			
1	0	0	0	1	0	1.	1	0	1	1	0	1	1	5			
1	0	0	0	1	1	0	1	. 0	1	1	1	1	1/1	5			
1	0	0	0	1	1	1	1	1	1	0	0	0	0	7			
1	0	0	1	0	0	0	1	1 1	1	1	1	1	1	3			
, 1 se	0	0	1	0	0	1	1.	1	1	1	0	1	1	ເລ			
	0	0	1	0	1	0	0	0	0	. 0	0	0	0	Blank			
1	0	0	11.5	0	1	1	0	0	0	10	0	0	0	Blank			
1:	0	0	1	1	0.,	_ 0	0	0	0	0	0	0	0	Blank			
1	0	0	1	1	0	1	0	0	0	0	0	0	0	Blank			
1	0	0	1	1	1	0	0	0	0	0	0	0	0	Blank			
1	0	0	1	1	1	1	0	0	0	0	0	0	0	Blank			
0	0	0	Χ	- X	Х	X		1 1		**				and the grant			
† † 1 † Inverse of Output Combinations Above									Display as above								

X=Don't care.

^{**=}Depends upon the BCD code previously applied when LD=1.




Fig. 7 - Typical transition time as a function of load capacitance.




Fig. 8 - Typical propagation delay time as a function of load capacitance.

^{†=}Above combinations.

^{*=}For liquid-crystal readouts, apply a square wave to Ph.
For common cathode LED readouts, select Ph=0.
For common anode LED readouts, select Ph=1.




Fig. 9 - Typical dynamic power dissipation as a function of frequency.





Fig. 10 - Quiescent device current test circuit.

Fig. 11 - Input voltage test circuit.

Fig. 12 - Input current test circuit.



Dimensions and pad layout for CD4543BH.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10⁻³ inch).

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated